Support

Support Options

Submit a Support Ticket

 

Questions and Answers

Status: Accepting answers

0 Like

Vaishak Prathap

I am doing my MTECH Thesis based on CNTFET.I wont to simulate CNTFET based NAND ,NOR gates and compute their power delay product.Can anyone suggest a suitable free tool to do so.Most IEEE papers have done it using HSPICE.Pls

Report abuse

0 Responses

No answers to this question yet. Be the first to answer this question.

Did you know you can earn points for providing good answers?
Learn more about how points are awarded.

nanoHUB.org, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.