Onur ATES @ on
8,10 nm thickness UTB with default values gives error
When I tried to simulate UTB and double gate devices with 10 nm silicon thickness by using default values gives error…
Upcoming reboots during the week of October 24 will cause tool sessions to be lost. This notice will be updated with the day and time. Sorry for any inconvenience.