SYSTEM DRIVEN TECHNOLOGY OPTIMIZATION

Kaushik Roy, Edward G. Tiedemann Distinguished Professor of ECE kaushik@purdue.edu Arindam Mallik, IMEC Anand Raghunathan, Silicon Valley Professor of ECE Sumeet Gupta, Elmore Associate Professor of ECE



Tools of the Trade



Need for a full stack approach

Technology impact might not be observable or significant in a specific architecture, but extremely important in another.

Technology: What, When, Where?

To translate technology improvements to workload performance, a HW-SW codesign methodology is needed.

Specific Workloads will Drive Demand for Computing and Devices

AI will continue to set the pace in demand for compute efficiency



Al Hardware: Goals, Current Landscape

How's it done today?

- Al is powered by GPUs, TPUs/NPUs
- Most of the improvements are from data-parallel architectures, specialization and high-bandwidth memory

Need for radically different approach: beyond von-Neuman based hardware



Sensor-to-Decision Latency

Why co-design is pivotal for AI hardware?



Major Compute Requirement: MMMs



Hardware Architecture

PUMA: A Programmable Ultra-efficient Memristorbased Accelerator for Machine Learning Inference



Massively parallel accelerator -> Amenable to Data-Level Parallelism -> Highly efficient Ankit et. al, PUMA:..., ASPLOS 2019 ML inference

Al Hardware Design: Intricate Cross-Layer





Example: Spin-based Deep Neural

Networks



Cross-layer flow for System-Technology Co-Design



Technology Exploration/Selection

Area required for fully mapping the workload



Large area budget



Weight replication (Increases parallelism)







ເງຍອ

THANK YOU!

