

SYSTEM DRIVEN TECHNOLOGY OPTIMIZATION

Kaushik Roy, Edward G. Tiedemann Distinguished Professor of ECE
kaushik@purdue.edu


Arindam Mallik, IMEC

Anand Raghunathan, Silicon Valley Professor of ECE


Sumeet Gupta, Elmore Associate Professor of ECE



Tools of the Trade



Need for a full stack approach



Technology impact might not be observable or significant in a specific architecture, but extremely important in another.


Technology: What, When,
Where?

To translate technology improvements to ***workload*** performance, a HW-SW codesign methodology is needed.

Specific Workloads will Drive Demand for Computing and Devices


- AI will continue to set the pace in demand for compute efficiency

NLP model growth



Source: NVIDIA

AI Training Compute Demands




Source: OpenAI

Source: The Economist, OpenAI

*1 petaflop=10¹⁵ calculations

AI Hardware Landscape




AI Hardware: Goals, Current Landscape

How's it done today?


- AI is powered by GPUs, TPUs/NPUs
- Most of the improvements are from data-parallel architectures, specialization and high-bandwidth memory

Need for radically different approach: beyond von-Neuman based hardware




Why co-design is pivotal for AI hardware?

Data-intensive AI workloads



Enormous energy/performance overheads in traditional von-Neumann architectures

Solution:
Computing-in-Memory (CiM) of Matrix Vector Multiplications



Additional design conflicts/complexities due to CiM

- Larger range of CiM output currents (than simple read) → More non-idealities
- Need for complex peripheral circuits



Computational Errors, Energy Inefficiencies, Latency Increase !!

Aggravation of Technology Non-Idealities

- Wire resistivity/resistance
- Process variations




Technology scaling to support high data storage and energy/performance demands of AI hardware




Need a technology-circuit-architecture-algorithm co-design solutions to tackle the increase in challenges

Major Compute Requirement: MMMs


In-Memory Computing Devices



Efficient MVM





Efficient MVM Unit




Chakraborty et. al, Resistive Crossbars...: Opportunities and Challenges, Proc. IEEE, 2020

2-Terminal Selector or Transistor

The Peripherals




NoC Architecture



High Density off-chip memory

Hardware Architecture

PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inference





Massively parallel accelerator → Amenable to Data-Level Parallelism → Highly efficient ML inference




AI Hardware Design: Intricate Cross-Layer Interactions



Interactions




Need to consider the cross-layer optimization techniques to capture the effects of such interactions



Example: Spin-based Deep Neural Networks



$$NF = \frac{I_{\text{Ideal}} - I_{\text{Non-Ideal}}}{I_{\text{Ideal}}}$$




Algorithm-hardware co-design to enhance system accuracy


Algorithmic Sparsity
Lower number of activated row \rightarrow Less impact of 'false' ON states

Synergize to reduce computational errors

- Device Design
- Read-Write Path Separation
 - t_{MgO} Optimization




R_{ON} optimization to reduce NF




Algorithm design to reduce NF

Cross-layer flow for System-Technology Co-Design


Next Generation AI Architectures




Automated Design Flow




Library of Primitive Components



Modeling and Simulation Frameworks (Calibrated with experiments)




Technologies




Technology Re-Design

Technology Exploration/Selection

Area required for fully mapping the workload




Small area budget



He, Roy et al, ICCAD 2022

Weight reloading (Needs DRAM access)


Large area budget




Weight replication (Increases parallelism)

Weight reloading from DRAM

Weight replication



HW-SW Codesign for future AI compute systems



THANK YOU!

