nanoHUB will be intermittently unavailable due to scheduled host maintenance on Sunday, January 21st, 2018 from 7:00 am ET through 5:00 pm ET. All tool sessions will be expired when maintenance begins. We apologize for any inconvenience.
Find information on common issues.
Ask questions and find answers from other users.
Suggest a new site feature or improvement.
Check on status of your tickets.
VALint: the NEEDS Verilog-A Checker (BETA)
21 Jan 2015 | Tools | Contributor(s): Xufeng Wang, Geoffrey Coram, Colin McAndrew
The R3 Model: Homework Solutions
07 Feb 2015 | Online Presentations | Contributor(s): Colin McAndrew
NEEDS: Nano-Engineered Electronic Device Simulation Node is a resource for nanoelectronics supported by the National Science Foundation and the Semiconductor Research Corporation.
The R3 Model: Homework
02 Feb 2015 | Online Presentations | Contributor(s): Colin McAndrew
The R3 Model: Verilog-A Code (A Look at the Code)
This talk presents a quick run-through look at the Verilog-A code for the R3 transistor model.
How to Write, Develop and Implement a Real Compact Model
31 Jan 2015 | Workshops | Contributor(s): Colin McAndrew
Compact models must get the physics right, work reliably over bias, geometry, and temperature, interact properly with the circuit simulators in which they are implemented, run efficiently, and follow impeccable software development practices. This workshop will be a detailed deep-dive into an industrial strength Verilog-A code for the R3 model for JFETs, diffused resistors, and polysilicon resistors.
Top 5 shown | See more results