Verilog-A: Present Status and Guidelines
19 Jun 2013 | Online Presentations | Contributor(s): Geoffrey Coram
Verilog-A is the standard language for compact model development and implementation.
This talk provides some background on the rationale for and development of Verilog-A,
summarizes the current status of the language, and provides a short introduction and
some tips for writing good compact …