A universal TFET compact model implemented in verilog-A
Listed in Compact Models | publication by group NEEDS: Nano-Engineered Electronic Device Simulation Node
To gain more insights into the benefits of tunnel FETs in low power circuit applications and make performance projections, a universal analytical TFET SPICE model that captures the essential features of the tunneling process has been developed. The model is valid in all four operating quadrants of the TFET. Based on the Kane-Sze formula for tunneling, the model captures the distinctive features of TFETs such as bias-dependent subthreshold swing, superlinear drain current onset, ambipolar conduction, and negative differential resistance (NDR). A simple analytic capacitance model of the gate drain capacitance has also been developed and validated on two different TFET structures: a planar InAs double-gate TFET and an AlGaSb/InAs in-line TFET, and good agreement is observed between the model and published simulations. The model is implemented in SPICE simulators using Verilog-A and in native AIM-Spice, available on Mac, Windows, Android, and iOS.
Model Release Components ( Show bundle contents ) Bundle
1. H. Lu, J. W. Kim, D. Esseni, and A. Seabaugh, “Continuous semiempirical model for the current-voltage characteristics of tunnel FETs,” in Proc. 15th Int. Conf. ULIS, 2014, pp. 25-28.
2. H. Lu, D. Esseni, and A. Seabaugh, “Universal analytic model for tunnel FET circuit simulation,” Solid-State Electronics, 2015, in press.
Cite this work
Researchers should cite this work as follows:
Initial version for NEEDS.
NEEDS: Nano-Engineered Electronic Device Simulation Node
This publication belongs to the NEEDS: Nano-Engineered Electronic Device Simulation Node group.