Simulations Tools that connect to the Rice cluster will be inoperable due to system upgrades from Tuesday, May 29th, 2018, 8:00am ET to Wednesday May 30, 2018, 5:00pm ET. We apologize for any inconvenience.
Find information on common issues.
Ask questions and find answers from other users.
Suggest a new site feature or improvement.
Check on status of your tickets.
A Verilog-A Compact Model for Negative Capacitance FET
2017-11-09 16:55:37 | Compact Models | Contributor(s): Muhammad Abdul Wahab, Muhammad A. Alam | doi:10.4231/D3QZ22K3Z
Click a tag to see only publications with that tag.