A methodology for SPICE-compatible modeling of nanoMOSFETs