ECE 595Z Lecture 27: Sequential Logic Optimization IV

By Anand Raghunathan

Electrical and Computer Engineering, Purdue University, West Lafayette, IN

Published on

Cite this work

Researchers should cite this work as follows:

  • Anand Raghunathan (2012), "ECE 595Z Lecture 27: Sequential Logic Optimization IV ," http://nanohub.org/resources/15459.

    BibTex | EndNote

Time

Location

EE 224, Purdue University, West Lafayette, IN

Tags

ECE 595Z Lecture 27: Sequential Logic Optimization IV
  • ECE 595Z Digital VLSI Design Automation Module 7 (Lectures 24-27): Sequential Logic Optimization Lecture 27 1. ECE 595Z Digital VLSI Design A… 0
    00:00/00:00
  • Retiming 2. Retiming 14.481147814481149
    00:00/00:00
  • Retiming: Example 3. Retiming: Example 47.480814147480814
    00:00/00:00
  • Performing Retiming Systematically: Circuit Model 4. Performing Retiming Systematic… 157.12379045712379
    00:00/00:00
  • Circuit Model: Example 5. Circuit Model: Example 621.32132132132131
    00:00/00:00
  • Retiming: Basic Operation 6. Retiming: Basic Operation 675.709042375709
    00:00/00:00
  • Retiming: Basic Operation 7. Retiming: Basic Operation 837.13713713713719
    00:00/00:00
  • Retiming: Path Weights and Delays 8. Retiming: Path Weights and Del… 1048.1815148481815
    00:00/00:00
  • Legal Retiming 9. Legal Retiming 1424.1241241241241
    00:00/00:00
  • Clock Period Constraints 10. Clock Period Constraints 1530.3636970303637
    00:00/00:00
  • Clock Period Constraints 11. Clock Period Constraints 2017.0503837170504
    00:00/00:00
  • Re-timing and Clock Period Constraints 12. Re-timing and Clock Period Con… 2218.4851518184851
    00:00/00:00
  • Retiming for Minimum Clock Period 13. Retiming for Minimum Clock Per… 2362.4624624624626
    00:00/00:00
  • Retiming for Minimum Clock Period: Algorithm 14. Retiming for Minimum Clock Per… 2404.0040040040039
    00:00/00:00
  • Retiming for Minimum Clock Period: Algorithm 15. Retiming for Minimum Clock Per… 2525.4587921254588
    00:00/00:00
  • Computing W and D matrices 16. Computing W and D matrices 2570.1701701701704
    00:00/00:00
  • Computing W and D matrices 17. Computing W and D matrices 2850.0166833500166
    00:00/00:00
  • Computing W and D matrices: Example 18. Computing W and D matrices: Ex… 3083.5168501835169
    00:00/00:00
  • Constructing Inequalities (Retiming Constraints) 19. Constructing Inequalities (Ret… 3117.3506840173509
    00:00/00:00
  • Constructing the Retiming Constraints 20. Constructing the Retiming Cons… 3204.7714381047717
    00:00/00:00
  • Solving the Retiming Constraints 21. Solving the Retiming Constrain… 3354.220887554221
    00:00/00:00
  • Solving the Retiming Constraints 22. Solving the Retiming Constrain… 3456.28962295629
    00:00/00:00
  • Solving the Retiming Constraints 23. Solving the Retiming Constrain… 3577.410744077411
    00:00/00:00
  • Solving the Retiming Constraints 24. Solving the Retiming Constrain… 3838.8054721388057
    00:00/00:00
  • Retiming for Minimum Clock Period: Algorithm Revisited 25. Retiming for Minimum Clock Per… 3944.277610944278
    00:00/00:00
  • Summary: Retiming 26. Summary: Retiming 4064.5979312645982
    00:00/00:00
  • General Principle 27. General Principle 4231.5982649315984
    00:00/00:00
  • Reading 28. Reading 4264.5979312645977
    00:00/00:00