Verilog-A is the standard language for compact model development and implementation. This talk provides some background on the rationale for and development of Verilog-A, summarizes the current status of the language, and provides a short introduction and some tips for writing good compact models in Verilog-A. Pointers to more extensive references are also provided.
Cite this work
Researchers should cite this work as follows:
Massachusetts Institute of Technology, Cambridge, MA
Use the error messages below to try and resolve the issue. If you are still unable to fix the problem report your problem to the system administrator by entering a support ticket.
- Unable to find presentation.