Support Options

Submit a Support Ticket


The Limits of CMOS Scaling from a Power-Constrained Technology Optimization Perspective

By David J. Frank

IBM Research Division, Thomas J. Watson Research Center


Write a review

  1. 0 Like 0 Dislike

    Yunfei Gao

    5.0 out of 5 stars

    Reply Report abuse

    Please login to vote.

  2. 0 Like 0 Dislike


    5.0 out of 5 stars

    Well said Dave, I’m proud of how far you have come in the understanding of complex ideas. Keep up the good work.

    Joe Campbell

    Reply Report abuse

    Please login to vote., a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.