The Limits of CMOS Scaling from a Power-Constrained Technology Optimization Perspective

By (unknown)