7nm Si FinFET Models with Symmetric and Asymmetric Underlap for Circuit Simulations

By Arun Goud Akkala1, Sumeet Kumar Gupta1, Sri Harsha Choday1, Kaushik Roy1

1. Purdue University

Download (GZ)

Licensed according to this deed.