Support Options

Submit a Support Ticket


Design of CMOS Circuits in the Nanometer Regime: Leakage Tolerance

By Kaushik Roy

Purdue University, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.