Updates in version 1.0.1

1) Syntax error fixed in the Verilog-A model file: "from [1e3,inf)" -> "from [1e3:inf)"
2) The corresponding change due to 1) is made in the example parameter file