

# EE-612: Lecture 22: CMOS Process Steps


**Mark Lundstrom**

Electrical and Computer Engineering

Purdue University

West Lafayette, IN USA

Fall 2006



[www.nanohub.org](http://www.nanohub.org)

# outline

---

- 1) Unit Process Operations
- 2) Process Variations

# unit process operations

---




- 1) Oxidation
- 2) Diffusion
- 3) Ion Implantation
- 4) RTA/RTP
- 5) Chemical Vapor Deposition
- 6) Lithography
- 7) Etching
- 8) Metalization
- 9) Well Structures
- 10) Isolation
- 11) Source / Drain structures

# useful references

---

- 1) J.D. Plummer, M.D. Deal, P.B. Griffin, *Silicon VLSI Technology, Fundamentals, Practice, and Modeling*, Prentice Hall, Upper Saddle River, NJ, 2000.
- 2) S.A. Campbell, *The Science and Engineering of Microelectronic Fabrication*, 2nd Ed., Oxford Univ. Press, New York, 2001.


# oxidation



$T = 800 - 1100 \text{ }^\circ\text{C}$

fused quartz  
furnace tube


# oxidation and doping



$$m = \frac{C_{Si}}{C_{SiO_2}}$$


# local oxidation

---




# local oxidation (LOCOS)

---







# constant source diffusion




# Limited source diffusion




# diffusion



substitutional



interstitialcy




interstitial

$$D(T) = D_0 e^{-E_A/k_B T}$$


“oxidation enhanced diffusion”

# ion implantation

energetic ions bombard silicon wafer




# ion implantation




implant damage (anneal)


# ion implantation (ii)



# channeling





# rapid thermal annealing






# chemical vapor deposition




# plasma CVD / etching




lower temperature reduces  
thermal budget  $\sqrt{Dt}$

# lithography



expose, develop, etch

# projection printing



# registration errors

---



misalignment




run out

# phase shift lithography

conventional mask




electric field at mask




intensity at wafer

phase shift mask





electric field at mask




intensity at wafer


# pattern transfer



negative resist  
(**less soluble** after exposure)



positive resist  
(**more soluble** after exposure)




## resist:

optically sensitive polymer which, when exposed to UV changes its solubility in specific chemicals


# etching

wet chemical etching  
(isotropic)



chemicals react with  
underlying material,  
but not resist


dry etching (plasma or reactive ion  
etching - RIE)  
(anisotropic)



ionized gases react  
with underlying  
material, but not  
resist




# pattern transfer (ii)



# metalization

10 Interconnect



Tungsten (W) plugs  
for first layer  
metal dep  
CMP

www.itrs.net


2005 Edition *Figure 70 Cross-section of Hierarchical Scaling—MPU Device*

# outline

---

- 1) Unit Process Operations
- 2) Process Variations**

# discrete doping effects



$$V = W \times L \times x_j$$

example:

$$L = 50 \text{ nm}$$

$$W = 100 \text{ nm}$$

$$x_j = 25 \text{ nm}$$

$$N_A = 10^{18} \text{ cm}^{-3}$$

$$N_{TOT} = 125$$


Number of dopants in the critical volume is a **statistical quantity**

# discrete doping effects (ii)

---

source

drain




Effects:

- 1)  $\sigma_{VT}$  (10's of mV)
- 2) lower avg.  $V_T$  (10's of mV)
- 3) asymmetry in  $I_D$


3D transport leads to inhomogeneous conduction

(see Wong and Taur, IEDM, 1993, p. 705)

# discrete doping effects (iii)




AFM measurements, Fujitsu




(simulations from A. Asenov group, Univ. of Glasgow)

# statistical variability



From A. Asenov, Univ. of Glasgow

# variability is becoming a major issue



G. Declerck, Keynote talk, VLSI Technol. Symp. 2005



# outline

---

- 1) Unit Process Operations
- 2) Process Variations

For a basic, CMOS process flow for an STI (shallow trench isolation process), see:  
<http://www.rit.edu/~lffeee/AdvCmos2003.pdf>

# CMOS process flow

---

For a basic, CMOS process flow for an STI (shallow trench isolation process), see:

<http://www.rit.edu/~lffeee/AdvCmos2003.pdf>

The author is indebted to Dr. Lynn Fuller of Rochester Institute of Technology for making these materials available. What follows is a condensed version of a more complete presentation by Dr. Fuller. I regret any errors that I may have introduced by shortening these materials. -Mark Lundstrom 10/19/06