Support

Support Options

Submit a Support Ticket

 

Nano-CMOS

By yu cao1, wei zhao1

1. Arizona State University

Predictive model files for future transistor technologies.

Launch Tool

This tool version is unpublished and cannot be run. If you would like to have this version staged, you can put a request through HUB Support.

Archive Version 1.1.1
Published on 04 Mar 2008, unpublished on 07 Apr 2008
Latest version: 1.1.3. All versions

doi:10.4231/D3W669788 cite this

This tool is closed source.

Category

Tools

Published on

Abstract

A new generation of Predictive Technology Models (PTM) is developed for 130nm to 32nm technology nodes. These predictive model files are compatible with standard circuit simulators, such as SPICE, and scalable with a wide range of process variations. With PTM, competitive circuit design and research can start even before the advanced semiconductor technology is fully developed. As compared to previous Berkeley Predictive Technology Model (BPTM), the new predictive methodology has better physicality and scalability over a wide range of process and design conditions. Both nominal values and process sensitivity are captured in the new PTM for robust design research. Excellent predictions have been verified from 250nm to 45nm nodes. The importance of physical correlations among parameters and the impact of process variations have been evaluated. Model files for bulk CMOS with Leff as low as 13nm are available here.

Tags

nanoHUB.org, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.