

# $p$ -bits for Probabilistic Spin Logic (PSL)

Zeeshan Pervaiz




Brian Sutton



Dr. Kerem Camsari



Aniruddh Ghantsala



Orchi Hassan



Rafatul Faria



Supriyo Datta

**PURDUE**  
UNIVERSITY

Collaborators

Behdash Behin-Aein (GF)



Sayeef Salahuddin (UC Berkeley)



Ernesto Marinero



Joerg Appenzeller Zhihong Chen



Sponsors



Punya Debashis



# 1a. Bits, q-bits and p-bits

*Hard disks*

*MRAM / MTJ's*

*CMOS /*

*Stable magnets*

**Bits**

either  
0 or 1

Digital  
computing

*Single  
spins*

**q-bits**

delicate  
superposition  
of 0 & 1

Quantum  
computing

Hard disks  
MRAM / MTJ's


Stable magnets

Bits

either  
0 or 1

Digital  
computing

Unstable  
magnets




1b. Bits, q-bits and p-bits

Single  
spins

q-bits  
delicate  
superposition  
of 0 & 1

Quantum  
computing

# 1c. Bits, $q$ -bits and $p$ -bits



*CMOS /  
Stable magnets*

**Bits**

either  
0 or 1

*Room temperature*

Digital  
computing

*Unstable  
magnets*

*$p$ -bits*

fluctuate  
between  
0 & 1

$p$ - circuits  
 $p$ - computing

*Single  
spins*


*$q$ -bits*

delicate  
superposition  
of 0 & 1



Quantum  
computing

*Feynman 1982*


## 2a. *p-bit*: Binary stochastic neuron



## 2b. *p*-bit: Binary stochastic neuron



## 2c. *p*-bit: Binary stochastic neuron




$$I_i = \sum_j J_{ij} m_j$$


$$m_i = \text{sgn}\{\tanh I_i + \text{rand}(-1, 1)\}$$

$V_{\text{OUT}}$        $V_{\text{IN}}$

### 3. p-bit: nMOS + MTJ




$$m_i = \text{sgn}\left\{\tanh I_i + \text{rand}(-1, 1)\right\}$$



$$\underbrace{m_i}_{\frac{V_{OUT,i}}{V_{DD}/2}} \approx \text{sgn}\left\{\tanh \frac{\underbrace{I_i}_{V_{IN,i}}}{V_0} + \text{rand}(-1, 1)\right\}$$





# 4a. Applications




Building Block


*p*-bit




*Many other possibilities*





# 4b. Applications



Building Block



Many other possibilities



New application spaces for embedded MRAM

- Bayesian
- Invertible Boolean
- Image recognition
- Optimization
- 
- Machine Learning
- 

Discussed in separate 45-minute talk

➤ **Bayesian Inference and Optimization**

[1] B.Behin-Aein, V.Diep and S.Datta

“A Building Block for Hardware Belief Networks”, Scientific Reports **6**, 29893 (2016).

[2] B.M. Sutton, K.Y. Camsari, B. Behin-Aein and S.Datta

“Intrinsic optimization using stochastic nanomagnets” Scientific Reports, **7**, 44370 (2017).

➤ **Invertible Boolean**

[3] K.Y. Camsari, R.Faria, B.M.Sutton and S.Datta

“Stochastic p-bits for Invertible Boolean Logic” Phys. Rev. X, **3**, 031014 (2017).

[4] R. Faria, K.Y. Camsari and S. Datta

“Low Barrier Nanomagnets as p-bits for Spin Logic” IEEE Magnetics Letters, **8**, 4105305 (2017).

➤ **Non-magnetic implementation**

[5] A.Z.Pervaiz, L.A.Ghantasala, K.Y. Camsari and S.Datta,

“Hardware Emulation of Stochastic p-bits for Invertible Logic,” Scientific Reports, **7**, 10994 (2017).

[6] A.Z.Pervaiz, L.A.Ghantasala, B.M.Sutton and K.Y. Camsari

“Weighted p-bits for FPGA implementation of probabilistic circuits,” [arxiv.org/abs/1712.04166](https://arxiv.org/abs/1712.04166)

➤ **Embedded MRAM based implementation**

[7] K.Y. Camsari, S. Salahuddin and S.Datta

“Implementing p-Bits with Embedded MTJ’s,” IEEE Electron Device Letters, **38**, 1767 (2017).

[8] O.Hassan, K.Y.Camsari and S.Datta

“Voltage-driven Building Block for Hardware Belief Networks,” [arxiv.org/abs/1801.09026](https://arxiv.org/abs/1801.09026)

[9] R.Faria, K.Y.Camsari and S.Datta

“Implementing Bayesian Networks with Embedded MRAM,” *AIP Advances*, **8**, 045101