Solid State Devices



Section 32 Modern MOSFET

32.4 Mobility enhancement

Gerhard Klimeck gekco@purdue.edu



School of Electrical and Computer Engineering













 $I = G \times V$ = q × n × v × A \checkmark \uparrow \checkmark charge density velocity area

- 32.1 Some of Moore's Law Challenges
- 32.2 Short channel effect

2

- 32.3 Control of threshold voltage
- 32.4 Mobility enhancement



$$I_{D} = \frac{\mu C_{ox}}{L_{ch}} (V_{G} - V_{th}^{*})^{2}$$







Mobility - Phonon and Doping Scattering



Low bias mobility







Mobility vs. temperature

Few words about universal Mobility





Low bias mobility

Few words about universal Mobility





Basics of Strain ...











Biaxial Strain to Enhance Mobility





Examples of strained Si structures

Experimental Device using strained Si









Biaxial Strain to Enhance Mobility



Experimental Device using strained Si



Adapted from Chang et. al, IEDM 2005.





Uniaxial Compressive Strain to Enhance Mobility



Uniaxial strain from source and drain







Orientation Dependent Mobility

Try different crystal directions to maximize mobility

Fin-FET



Takagi, TED 52, p.367, 2005

Implemented at TI in 90nm node, 2004, simulated with NEMO s/w By R.C. Bowen

Ge, Si and InGaAs FinFETs

Objective:

 Identifying performance boosters in Ge FinFETs for hole transport.



Approach

- Self-consistent Top of the barrier model used (NEMO5).
- Computed v_{inj} for different (a) Compressive strain, (b) Orientation and (c) Fin width scaling at a constant inversion charge (1e13/cm²).







results: eff mass engineering















Si <110> 2GPa uniaxial tensile strain 3x3 nm²

 $m^* = 0.175 m_0$ from TB bandstructure

 $EOT = 0.47 \text{ nm}, V_{DD} = 0.5 \text{ V}$

Simulations done by Klimeck group with NEMO5



Double Gate



Tri-Gate



Gate all around



	l _{on} (uA/um)	SS(mV/dec)	DIBL(mV/V)
Double Gate	~900	101.5	200
Tri-Gate	~2000 (norm. with height)	91.3	120
Gate-All-Around	~3000 (norm. with height)	84.1	90









	l _{on} (uA/um)	SS(mV/dec)	DIBL(mV/V)
Double Gate	~900	101.5	200
Tri-Gate	~2000 (norm. with height)	91.3	120
Gate-All-Around	~3000 (norm. with height)	84.1	90





	l _{on} (uA/um)	SS(mV/dec)	DIBL(mV/V)
Double Gate	~900	101.5	200
Tri-Gate	~2000 (norm. with height)	91.3	120
Gate-All-Around	~3000 (norm. with height)	84.1	90

results: SD tunneling in 5 nm MOSFETs









Ge, Si and InGaAs FinFETs



Objective:

 Identifying performance boosters in Ge FinFETs for hole transport.



Approach

- Self-consistent Top of the barrier model used (NEMO5).
- Computed v_{inj} for different (a) Compressive strain, (b) Orientation and (c) Fin width scaling at a constant inversion charge (1e13/cm²).

<u>Results</u>

- Similar enhancement in v_{inj} compared to mobility→ v_{inj} a good metric for performance.
- (110)/<110> shows ~2.5X enhancement over (100)/<100> for all strain/Fin width cases.
- Fin width scaling identified as a performance booster for (110)/<110> orientation that is additive to strain.







Summary

- 1) MOSFET scaling issues
 - Short channel effects
 - Discrete dopings
 - Interface roughness
 - Gate tunneling
 - Source tunneling
- 2) New materials winner is not clear yet
- 3) High Mobility may not be the most important => source-drain tunneling
- 4) Contacts will become more important and dominate device performance
- 5) Effective masses and bandgaps can be engineered!







$$I_D = \frac{\mu C_{ox}}{L_{ch}} (V_G - V_{th}^*)$$

2

2



x (nm)

100

_L_C=30 nm

 $L_{C}=40 \text{ nm}$

- L_G=50 nm

20

40

60

x (nm)

80

-1.4

-1.6

-1.8 0