

## Section 32 Modern MOSFET


### 32.2 Short channel effect

Gerhard Klimeck  
[gekco@purdue.edu](mailto:gekco@purdue.edu)



School of Electrical and  
Computer Engineering


# Section 32 Modern MOSFET




$$I = G \times V$$
$$= q \times n \times v \times A$$

charge density    velocity    area

- 1 • 32.1 Some of Moore's Law Challenges
- 2 • 32.2 Short channel effect ← status
- 3 • 32.3 Control of threshold voltage
- 4 • 32.4 Mobility enhancement




# Short Channel Effect: Punch-through




Large Drain bias can lead to "punch-through"

Gate control is weaker for short channel devices  
→ slope less steep



Recall similar problem with bipolar transistor

# Why is the traditional MOSFET reaching its limit?



—  $L_G = 20$  nm




—  $L_G = 30$  nm

—  $L_G = 40$  nm

—  $L_G = 50$  nm




- <https://nanohub.org/tools/mosfet>

# Why is the traditional MOSFET reaching its limit?



- <https://nanohub.org/tools/mosfet>

# Why is the traditional MOSFET reaching its limit?





- Short channel effects:  
drain induced barrier lowering DIBL


• <https://nanohub.org/tools/mosfet>

# Short Channel Effect: $V_{th}$ Roll-off

$$V_{th} = 2\phi_F - \frac{Q_B}{C_{ox}} = 2\phi_F + \frac{qN_A W_T}{C_{ox}}$$



# Physics of Short Channel Effect



$$V_{th,Short} = 2\phi_F - \frac{Q_{B,Short}}{C_{ox}}$$

$$V_{th,L} = 2\phi_F - \frac{Q_{B,Long}}{C_{ox}}$$

$$Q_{B,Short} = \frac{-qN_A \times Z \times W_T \left( \frac{L+L'}{2} \right)}{Z \times L}$$

Area of gate control region

$$Q_{B,long} \rightarrow -qN_A W_T \quad (L \cong L')$$

For long channel

$$= -qN_A W_T \left( \frac{L+L'}{2L} \right)$$

$$\Delta V_{th} = -\frac{Q_{B,Long}}{C_{ox}} + \frac{Q_{B,short}}{C_{ox}}$$

$$\Delta V_{th} = \frac{-qN_A W_T}{C_{ox}} \left[ 1 - \frac{L'+L}{2L} \right] \quad \Delta V_{th} = \frac{-qN_A W_T L - L'}{C_{ox} 2L}$$

Minimize  $\Delta V_{th}$   $\Rightarrow$  Minimize  $L-L'$



# Short Channel Effect

Calculate  $L'$  (geometry exercise)


$$(r_j + W_S)^2 = W_T^2 + \left(r_j + \frac{L - L'}{2}\right)^2$$

$$L - L' = 2r_j \left( \sqrt{1 + \frac{2W_T}{r_j}} - 1 \right)$$

$$\Delta V_{th} = \frac{-qN_A W_T}{C_{ox}} \frac{L - L'}{2L}$$

$$\Delta V_{th} = \frac{-qN_A W_T r_j}{C_{ox} L} \left( \sqrt{1 + \frac{2W_T}{r_j}} - 1 \right) = \alpha_0 \quad \text{Minimum acceptable ...}$$

Minimize  $\Delta V_{th}$   $\Rightarrow$  Minimize  $L-L'$   $\Rightarrow$  Minimize  $r_j$



$r_j$  junction curvature


# How to reduce $V_{th}$ roll-off ...

## Shallow junction/geometry of transistors

laser annealing of junctions, FINFETs

## Reduced substrate doping $N_A$

consider  $W_T$  and junction breakdown




$$\Delta V_{th} = \frac{-qN_A W_T r_j}{C_{ox} L} \left( \sqrt{1 + \frac{2W_T}{r_j}} - 1 \right)$$

## Thinner gate oxides


Consider tunneling current

## Higher gate dielectric

Consider bulk traps




# Section 32 Modern MOSFET




$$I = G \times V$$
$$= q \times n \times v \times A$$


charge density    velocity    area



- 1 • 32.1 Some of Moore's Law Challenges
- 2 • 32.2 Short channel effect
- 3 • 32.3 Control of threshold voltage
- 4 • 32.4 Mobility enhancement




# Section 32 Modern MOSFET



$$I = G \times V$$
$$= q \times n \times v \times A$$

charge density    velocity    area



- 1 • 32.1 Some of Moore's Law Challenges
- 2 • 32.2 Short channel effect
- 3 • 32.3 Control of threshold voltage
- 4 • 32.4 Mobility enhancement

