Please help us continue to improve nanoHUB operation and service by completing our survey - http://bit.ly/nH-survey14. Thank you - we appreciate your time. close

Support

Support Options

Submit a Support Ticket

 

Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 2: The CUDA Programming Model

By Wen-Mei W Hwu

University of Illinois at Urbana-Champaign

Published on

Abstract

CUDA Programming Model

Topics:

  • What is GPGPU?
  • CUDA
  • An Example of Physical Reality Behind CUDA
  • Parallel computing on a GPU
  • CUDA - C With no shader limitations
  • CUDA Devices and Threads
  • G80 Graphics Mode
  • G80 CUDA Mode
  • Arrays of Parallel Threads
  • Thread Blocks, Scalable Cooperation
  • Block ID's and Thread ID's
  • CUDA Memory Model, API, Data Transfer

Credits

These lecture were breezed by Carl Pearson and Daniel Borup and then reviewed, edited ,and Uploaded by Omar Sobh.

Cite this work

Researchers should cite this work as follows:

  • Wen-Mei W Hwu (2009), "Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 2: The CUDA Programming Model," http://nanohub.org/resources/7206.

    BibTex | EndNote

Tags

nanoHUB.org, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.