Please help us continue to improve nanoHUB operation and service by completing our survey - http://bit.ly/nH-survey14. Thank you - we appreciate your time. close

Support

Support Options

Submit a Support Ticket

 

Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 7: GPU as part of the PC Architecture

By Wen-Mei W Hwu

University of Illinois at Urbana-Champaign

Published on

Abstract

GPU as part of the PC Architecture

Topics:

  • Typical Structure of a CUDA Program
  • Bandwidth: Gravity of Modern computer Systems
  • (Original) PCI Bus Specification
  • PCI as Memory Mapped I/O
  • PCI Express (PCI-E)
  • PCI-E Links and Lanes
  • PCI-E PC Architecture
  • Intel Single Core System
  • Intel Dual Core System
  • AMD PC Architecture
  • Hypertransport Feeds and Speeds
  • GeForce 7800GTX Board Details

Credits

These lecture were breezed by Carl Pearson and Daniel Borup and then reviewed, edited ,and Uploaded by Omar Sobh.

Sponsored by

NCN@illinois

Cite this work

Researchers should cite this work as follows:

  • Wen-Mei W Hwu (2009), "Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 7: GPU as part of the PC Architecture," http://nanohub.org/resources/7266.

    BibTex | EndNote

Tags

nanoHUB.org, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.