Support

Support Options

Submit a Support Ticket

 
Home › Resources › Online Presentations › Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 9: Memory Hardware in G80 › About
This resource has a 5.5 Ranking

Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

Usage Stats
Total: updated 01 Apr, 2012
Users: 115
Reviews & Citations
Google/IEEE
Avg. Review: 0.0 out of 5 stars
Citations: 0

0 users

0 questions (Ask a question)

0 review(s) (Review this)

0 wish(es) (Add a new wish)

Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 9: Memory Hardware in G80

By Wen-Mei W Hwu

University of Illinois at Urbana-Champaign

View Presentation (SWF)

Licensed according to this deed.

Category Online Presentations
Abstract

Memory Hardware in G80

Topics:

  • CUDA Device Memory Space
  • Parallel Memory Sharing
  • SM Memory Architecture
  • SM Register File
  • Programmer view of Register File
  • Matrix Multiplication Example
  • More on Dynamic Partitioning
  • ILP vs. TLP
  • Memory Layout of a Matrix in C
  • Constants
  • Shared Memory
  • Parallel Memory Architecture
Credits These lecture were breezed by Carl Pearson and Daniel Borup and then reviewed, edited ,and Uploaded by Omar Sobh.
Sponsored by NCN@illinois
Cite this work

Researchers should cite this work as follows:

  • Wen-Mei W Hwu (2009), "Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 9: Memory Hardware in G80," http://nanohub.org/resources/7277.
Tags
  1. course lecture 1
  2. CUDA 1
  3. GPU 1
  4. Illinois 1
  5. Memory 1
  6. parallel programming 1

Get Help

Get Involved

Legal

nanoHUB.org, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies.