Support

Support Options

Submit a Support Ticket

 
Home › Resources › Online Presentations › Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 9: Memory Hardware in G80 › Play
This resource has a 5.5 Ranking

Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

Usage Stats
Total: updated 03 May 2013
Users: 145
Reviews & Citations
Google/IEEE: updated 22 Apr 2010
Avg. Review: 0.0 out of 5 stars
Citations: 3

0 review(s) (Review this)

Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 9: Memory Hardware in G80

By Wen-Mei W Hwu

University of Illinois at Urbana-Champaign

Category

Online Presentations

Published on

Abstract

Memory Hardware in G80

Topics:

  • CUDA Device Memory Space
  • Parallel Memory Sharing
  • SM Memory Architecture
  • SM Register File
  • Programmer view of Register File
  • Matrix Multiplication Example
  • More on Dynamic Partitioning
  • ILP vs. TLP
  • Memory Layout of a Matrix in C
  • Constants
  • Shared Memory
  • Parallel Memory Architecture

Credits

These lecture were breezed by Carl Pearson and Daniel Borup and then reviewed, edited ,and Uploaded by Omar Sobh.

Sponsored by

NCN@illinois

Cite this work

Researchers should cite this work as follows:

  • Wen-Mei W Hwu (2009), "Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 9: Memory Hardware in G80," https://nanohub.org/resources/7277.

Tags

  1. course lecture
  2. CUDA
  3. GPU
  4. Illinois
  5. Memory
  6. parallel programming

Get Help

Get Involved

Legal

nanoHUB.org, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies.