Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 9: Memory Hardware in G80
Recommendations
- Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 8: Threading Hardware in G80
- Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 6: CUDA Memories - Part 2
- Illinois ECE 498AL: Programming Massively Parallel Processors
- Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 5: CUDA Memories
- Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 1: Introduction
Category
Published on
Abstract
Memory Hardware in G80
Topics:
- CUDA Device Memory Space
- Parallel Memory Sharing
- SM Memory Architecture
- SM Register File
- Programmer view of Register File
- Matrix Multiplication Example
- More on Dynamic Partitioning
- ILP vs. TLP
- Memory Layout of a Matrix in C
- Constants
- Shared Memory
- Parallel Memory Architecture
Credits
These lecture were breezed by Carl Pearson and Daniel Borup and then reviewed, edited ,and Uploaded by Omar Sobh.
Sponsored by
NCN@illinois
Cite this work
Researchers should cite this work as follows:
-
Wen-Mei W Hwu (2009), "Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 9: Memory Hardware in G80," https://nanohub.org/resources/7277.