By wei zhao1, yu cao1

1. Arizona State University

Predictive model files for future transistor technologies.

Launch Tool

You must login before you can run this tool.

Version 1.1.3 - published on 15 Aug 2014

doi:10.4231/D3TB0XW39 cite this

View All Supporting Documents



Published on


A new generation of Predictive Technology Models (PTM) is developed for 130nm to 32nm technology nodes. These predictive model files are compatible with standard circuit simulators, such as SPICE, and scalable with a wide range of process variations. With PTM, competitive circuit design and research can start even before the advanced semiconductor technology is fully developed. As compared to previous Berkeley Predictive Technology Model (BPTM), the new predictive methodology has better physicality and scalability over a wide range of process and design conditions. Both nominal values and process sensitivity are captured in the new PTM for robust design research. Excellent predictions have been verified from 250nm to 45nm nodes. The importance of physical correlations among parameters and the impact of process variations have been evaluated. Model files for bulk CMOS with Leff as low as 13nm are available here.

Sponsored by

This work was funded by the Center for Circuit & System Solutions (C2S2) and the Materials, Stuctures and Device Focus Center (MSD).


  • Wei Zhao and Yu Cao, TED, vol. 53, no. 11, pp. 2816-2823, 2006.

Cite this work

Researchers should cite this work as follows:

  • Wei Zhao and Yu Cao, TED, vol. 53, no. 11, pp. 2816-2823, 2006.
  • wei zhao, yu cao (2014), "Nano-CMOS," (DOI: 10.21981/D3TB0XW39).

    BibTex | EndNote