Tags: CMOS

All Categories (21-33 of 33)

  1. Negative Bias Temperature Instability (NBTI) in p-MOSFETs: Predictive Modeling (Part 3 of 3)

    28 Mar 2012 | Online Presentations | Contributor(s): Souvik Mahapatra

    This is a presentation on Negative Bias Temperature Instability (NBTI), observed in p channel MOSFET devices. Though NBTI has been discovered more than 40 years ago, in the last 10 years it has...

    http://nanohub.org/resources/13612

  2. Negative Bias Temperature Instability (NBTI) in p-MOSFETs: The Impact of Gate Insulator Processes (Part 2 of 3)

    28 Mar 2012 | Online Presentations | Contributor(s): Souvik Mahapatra

    This presentation is part 2 on Negative Bias Temperature Instability (NBTI), observed in p channel MOSFET devices. Though NBTI has been discovered more than 40 years ago, in the last 10 years it...

    http://nanohub.org/resources/13611

  3. Eric Sanchez

    http://nanohub.org/members/63217

  4. Abdurrahman Javid Shaikh

    I am currently working towards my PhD at Collaborative µElectronic Design Excellence Centre (CEDEC), University Sains Malaysia (USM). My areas of interests include Theoretical and Computational...

    http://nanohub.org/members/55165

  5. Negative Bias Temperature Instability (NBTI) in p-MOSFETs: Characterization, Material/Process Dependence and Predictive Modeling (2011)

    11 May 2011 | Online Presentations | Contributor(s): Souvik Mahapatra

    This is a presentation on Negative Bias Temperature Instability, or in short NBTI, observed in p channel MOSFET devices. Though NBTI has been discovered more than 40 years ago, in the last 10...

    http://nanohub.org/resources/11249

  6. NanoV: Nanowire-based VLSI Design

    08 Sep 2010 | Downloads | Contributor(s): muzaffer simsir

    In the coming decade, CMOS technology is expected to approach its scaling limitations. Among the proposed nanotechnologies, nanowires have the edge in the size of circuits and logic arrays that...

    http://nanohub.org/resources/9629

  7. Akash Paharia

    Currently, I am an undergraduate student in Electrical Department of Indian Institute of Technology ,Delhi. I am interested in knowing about new technologies in the field of semiconductors device...

    http://nanohub.org/members/38550

  8. ECE 612 Lecture 23: RF CMOS

    02 Dec 2008 | Online Presentations | Contributor(s): Mark Lundstrom

    Outline: 1) Introduction, 2) Small signal model, 3) Transconductance, 4) Self-gain, 5) Gain bandwidth product, 6) Unity power gain, 7) Noise, mismatch, linearity…, 8) Examples

    http://nanohub.org/resources/5961

  9. ECE 612 Lecture 22: CMOS Circuit Essentials

    24 Nov 2008 | Online Presentations | Contributor(s): Mark Lundstrom

    Outline: 1) The CMOS inverter, 2) Speed, 3) Power, 4) Circuit performance, 5) Metrics, 6) Limits. This lecture is an overview of CMOS circuits. For a more detailed presentation, the...

    http://nanohub.org/resources/5927

  10. ECE 612 Lecture 18B: CMOS Process Flow

    18 Nov 2008 | Online Presentations | Contributor(s): Mark Lundstrom

    For a basic, CMOS process flow for an STI (shallow trench isolation process), see: http://www.rit.edu/~lffeee/AdvCmos2003.pdf. This lecture is a condensed version of the more complete...

    http://nanohub.org/resources/5855

  11. ECE 612 Lecture 18A: CMOS Process Steps

    12 Nov 2008 | Online Presentations | Contributor(s): Mark Lundstrom

    Outline: 1) Unit Process Operations, 2) Process Variations.

    http://nanohub.org/resources/5788

  12. jawar

    http://nanohub.org/members/21961

  13. Charles Augustine

    Charles Augustine (S’08-M’11) received the Bachelors in Electronics from BITS, Pilani, India in 2004 and the PhD degree in Electrical and Computer Engineering from Purdue University in...

    http://nanohub.org/members/18462