Support

Support Options

Submit a Support Ticket

 
Home Tags CMOS Scaling All Categories

Tags: CMOS Scaling

All Categories (1-6 of 6)

  1. A UCSD analytic TFET model

    18 Dec 2015 | Downloads | Contributor(s): Jianzhi Wu, Yuan Taur

    A continuous, analytic I-V model is developed for double-gate and nanowire tunnel FETs with 3D density of states, including depletion in the source. At the core of the model is a...

    http://nanohub.org/resources/23350

  2. Stanford Virtual-Source Carbon Nanotube Field-Effect Transistors Model

    08 Apr 2015 | Compact Models | Contributor(s):

    By Chi-Shuen Lee1, H.-S. Philip Wong1

    Stanford University

    The VSCNFET model captures the dimensional scaling properties and includes parasitic resistance, capacitance, and tunneling leakage currents. The model aims for CNFET technology assessment for the...

    http://nanohub.org/publications/42/?v=2

  3. Praveen C S

    https://www.linkedin.com/profile/view?id=154256162&trk=nav_responsive_tab_profile

    http://nanohub.org/members/109012

  4. Course on Beyond CMOS Computing

    06 Jun 2013 | Teaching Materials | Contributor(s): Dmitri Nikonov

    Complementary metal-oxide-semiconductor (CMOS) field effect transistors (FET) underpinned the development of electronics and information technology for the last 30 years. In an amazing saga of...

    http://nanohub.org/resources/18347

  5. Vishnuvarthan Kumaresan

    http://nanohub.org/members/58860

  6. jawar

    http://nanohub.org/members/21961

nanoHUB.org, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.