Find information on common issues.
Ask questions and find answers from other users.
Suggest a new site feature or improvement.
Check on status of your tickets.
why the tool is not working for negetive gate and drain bias?
Closed | Responses: 0
I tried to simulate for the I~V curves of planar CNTFET with negative gate and drain bias (basically a p-type FET), but it shows some error message. As indicated by the simulator we can use a range …
while running simulation "execute idle at......."
Hai, While running the CNTFET simulations with the CNTFETLab, I am getting the executing information as "execute Idle at UFlorida-HPC......." for a long time...I want to know whether the …
nanoHUB.org, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies.