Find information on common issues.
Ask questions and find answers from other users.
Suggest a new site feature or improvement.
Check on status of your tickets.
i modeled CNTFET in “CNTFET Lab”, but it is showing “not converging at 100”. How can i rectify this?
Closed | Responses: 0
while running simulation “execute idle at…….”
While running the CNTFET simulations with the CNTFETLab, I am getting the executing information as
“execute Idle at UFlorida-HPC…….” for a long time…I want...
why the tool is not working for negetive gate and drain bias?
I tried to simulate for the I~V curves of planar CNTFET with negative gate and drain bias (basically a p-type FET), but it shows some error message. As indicated by the simulator we can use a...