Tags: Junctionless Mosfet

All Categories (1-3 of 3)

  1. JFETIDG Model for Independent Dual-Gate JFETs

    19 Jul 2017 | Compact Models | Contributor(s):

    By Colin McAndrew1, Kejun Xia2

    1. Freescale Semiconductor 2. NXP Semiconductors

    JFETIDG is a compact model for independent dual-gate JFETs. It is also applicable to: resistors with metal shields; the drift region of LDMOS transistors; the collector resistance of vertical...

    http://nanohub.org/publications/173/?v=2

  2. Nikolaos Makris

    http://nanohub.org/members/160697

  3. What can be flat band voltage for a double gate junction less device for p+ poly gate doped at 2 X 10^-14/cm2 and n-type silicon doped at 10^20/cm2?

    Closed | Responses: 0

    http://nanohub.org/answers/question/1808