Simulations Tools that connect to the Rice cluster will be inoperable due to system upgrades from Tuesday, May 29th, 2018, 8:00am ET to Wednesday May 30, 2018, 5:00pm ET. We apologize for any inconvenience.
Find information on common issues.
Ask questions and find answers from other users.
Suggest a new site feature or improvement.
Check on status of your tickets.
A Verilog-A Compact Model for Negative Capacitance FET
28 Nov 2015 | Compact Models | Contributor(s):
By Muhammad Abdul Wahab1, Muhammad A. Alam1
The NC-FET compact model is a semi-physical verilog-A model of the negative capacitance transistor. We developed this self-consistent model with BSIM4/MVS and Landau theory. This model is useful...
Tunnel FET Learning Tutorial
05 Mar 2014 | | Contributor(s):: Mark Cheung
This module covers: Field-effect transistor (FET) review,Motivation for TFET,Device design and simulation,Literature review,Simulation results
ECE 695A Lecture 17: Subthreshold and Idlin Methods
21 Feb 2013 | | Contributor(s):: Muhammad Alam