Fall 2008

EE 612: Nanoscale Transistors

TTh 10:30 -11:45 AM, EE117

Instructor: Mark Lundstrom (lundstro@purdue.edu)

Office: EE 310

Office Hours: MWF: 5:00 - 6:00 PM

(Please let me know by e-mail that you are coming by or use e-mail to

make an appointment for a different time.)

Course Assistant: Changwook Jeong (jeongc@purdue.edu)

Prerequisite: EE 606

Text: Fundamentals of Modern VLSI Devices,

Yuan Taur and Tak H. Ning, Cambridge Univ. Press

ISBN: 0 521 55056 4 (hardback) 0 521 55959 6 (paperback)

Advanced Semiconductor Fundamentals, 2nd Edition R.F. Pierret, Prentice Hall, ISBN 0-13-061792-X

Course Web Page: Handout materials and course announcements will be available from the

course web page (http://cobweb.ecn.purdue.edu/~ee612/). PowerPoint plus audio lectures from Fall 2006 and for the current semester will also

be available on the course website.

Grading:

Exam 1: 25% (Thursday, October 2) Exam 2 25% (Thursday, November 13)

Homework: 25% Final: 25%

Course Description: This course examines the device physics of advanced transistors and the process, device, circuit, and systems considerations that enter into the development of new integrated circuit technologies. The course consists of three parts. Part 1 treats silicon MOS and MOSFET fundamentals as well as second order effects such as gate leakage and quantum mechanical effects. Short channel effects, device scaling, and fabrication processes and reliability are the subject of Part 2. In Part 3, we discuss circuit and systems issues and then examine strained silicon, III-V HEMTs, and nanowire transistors. The use of computer simulation to examine device issues is an integral part of the course.

Academic Dishonesty: Cheating of any kind is unacceptable and may result in a grade of zero on the assignment, exam, or course – depending on the severity of the incident as determined by me. Discussions between students about assignments are encouraged, but showing your solution or program to another student is unacceptable.

EE-612: Course Outline Fall 2008

Part 1: MOSFET Fundamentals	(6 weeks)
Course intro / Review of semiconductor fundamentals 1D MOS electrostatics	pp. 1-31 pp. 58-68
MOS capacitors Polysilicon gates / QM effects	pp. 68-74, 82-90 pp. 74-78, 194-200
MOSFET IV: Square law Bulk charge Velocity saturation	pp. 112-117 pp. 117-125 pp. 149-158, 283-285
Ballistic MOSFETs Quasi-Ballistic MOSFETs	class notes
Subthreshold conduction V_T , body effect, capacitance	pp. 125-129 pp. 129-131, 78-82, 200-202, 135-137, 244-247
Review and catch up EXAM 1 (Thursday, October 2)	
Part 2: Short Channel MOSFETs and CMOS Processes	(5.5 weeks)
Effective mobility 2D Electrostatics	pp. 132-135 pp. 139-149
FALL BREAK (Tuesday, October 14) MOSFET Scaling and the ITRS	pp. 164-173
Channel profile design Parasitic S/D resistance / Leff	pp. 173-202 pp. 158-160, 240-244, 202-221
Breakdown and Leakage Gate resistance / Interconnects	pp. 90-97, 160-161, 99-100 pp. 247-257
CMOS processes CMOS reliability	pp. 414-417 pp. 97-106
Review and catch up EXAM 2 (Thursday, November 13)	

Part 3: CMOS Circuits plus new Materials and Structures	(3.5 weeks)
CMOS circuits: I CMOS circuits: II	pp. 257-279
RF CMOS THANKSGIVING BREAK (November 27)	class notes
Strained silicon SOI MOSFETs	pp. 285-286 pp. 280-283
Heterostructures, Heterostructure FETs and BJTs Nanotube and semiconductor nanowire FETs	class notes class notes