

*Spring 2019 Purdue University*

# **ECE 255: L23**

## **BJT Current Mirrors, Self-Gain and CB/CG Reprise**

Sedra and Smith  
Sec. 8.2, 8.3 (7<sup>th</sup> Ed.)

School of ECE  
Purdue University  
West Lafayette, IN USA

# Announcements

---


A1:

# Outline

---


- 1) Finish MOSFET Current Mirrors
- 2) BJT Current Mirrors
- 3) CB/GG with Active Load

# MOSFET current mirror – ideal $I_{REF}$




$$I_D = \frac{k'_n}{2} \frac{W}{L} (V_{GS} - V_{tn})^2$$

$$I_{D2} = I_{D1} \left[ \frac{(W/L)_2}{(W/L)_1} \right]$$



(As long as  $V_{DS2} > V_{DSsat}$ ,  
Ignoring effect of  $\lambda$ )

# MOSFET current mirror – PMOS




$$I_{D2} = I_{D1} \left[ \frac{(W/L)_2}{(W/L)_1} \right]$$

$$V_{SG2} = V_{SG1}$$


(As long as  $V_{SD2} > V_{SDsat}$ ,  
Ignoring effect of  $\lambda$ )

# MOSFET current mirror – as Active Load (in CS)




CS used for illustration, but also works for other amplifier topologies.

# MOSFET current mirror – Extending to multiple stages




# Practical Components in place of $I_{REF}$

---





# MOSFET: Design



Design for:  $I_D = 0.5 \text{ mA}$

$$I_D = 0.1(V_{GS} - 1)^2$$


$$0.5 = 0.1(V_{GS} - 1)^2$$

$$V_{GS} = 3.24 \text{ V}$$

$$V_{GS} = V_D = 3.24 \text{ V}$$

$$R_1 = \frac{5 - 3.24}{0.5} = 3.53 \text{ kW}$$

# MOSFET: Analysis



$$I_D = ? \text{ mA}$$

$$I_D = 0.1(V_{GS} - 1)^2$$


$$V_{GS} = V_{DD} - I_D R_1$$

2 equations in 2 unknowns

Solve quadratic eqn.

$$I_D = \frac{k_n'}{2} \frac{W}{L} (V_{GS} - V_{tn})^2$$

# MOSFET current mirror




$$I_{D1} = I_{D2} = I_{R_1} = I_{REF}$$

$$\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 \quad V_{D1} = V_{D2}$$

$$\rightarrow R_o = r_{o2} = \frac{V_{A2}}{I_{D2}}$$

$$I_D = \frac{k_n'}{2} \frac{W}{L} (V_{GS} - V_{tn})^2$$

# MOSFET current mirror



$$I_D = \frac{k_n'}{2} \frac{W}{L} (V_{GS} - V_{tn})^2$$

$$I_{D1} = I_{REF}$$

$$m = \frac{(W/L)_2}{(W/L)_1}$$




$$I_{D2}/I_{REF} \approx m$$

$$\begin{aligned} I_{D2}/I_{REF} \\ = m \left( 1 + (V_{DS2} - V_{GS})/V_{A2} \right) \end{aligned}$$




PMOS:

$$\frac{I_{D2}}{I_{REF}} = m \left( 1 + \frac{V_{SD2} - V_{GS}}{V_{A2}} \right)$$



# MOSFET current source



# P- MOSFET current source



# Can also set $I_{REF}$ with Transistors



# Outline


---

- 1) Finish MOSFET Current Mirrors
- 2) BJT Current Mirrors**
- 3) CB/GG with Active Load




# BJT Current Mirror

---



# Analysis



$$I_R = \frac{5 - 0.7}{4.3 \text{ k}\Omega} = 1.0 \text{ mA}$$

KCL:


$$I_C + I_B = I_R = 1 \text{ mA}$$

$$I_C + I_C / b = I_R$$

$$I_C = \frac{I_R}{1 + 1/b}$$

$$I_C = \frac{1}{1 + 1/75} = 0.987 \text{ mA}$$

# Design




$$I_C = \frac{I_R}{1 + 1/b} = 0.5\text{ mA}$$

$$I_R = I_C \left(1 + 1/b\right) = 0.507\text{ mA}$$

$$R_1 = \frac{V_{R_1}}{I_{R1}} = \frac{5 - 0.7}{0.507\text{ mA}} = 8.487\text{ kW}$$

# BJT "Current Mirror"




$$b = 75$$

$$V_{BE} = 0.7 \text{ V}$$

Initially, assume  $Q_2$  identical to  $Q_1$   
(same emitter area, same  $I_S$ )

# BJT Current Mirror



KCL:

$$I_C + 2I_B = I_{R_1} = 0.5 \text{ mA}$$

$$I_C + 2I_C/b = I_R$$

$$I_C = \frac{I_{R_1}}{1 + 2/b}$$

$$I_C = \frac{0.5}{1 + 2/75} = 0.487 \text{ mA}$$


$$I_{C_1} = I_{C_2} = 0.487 \text{ mA}$$

$$b = 75$$

$$I_{C_2} = I_{C_1} = ? \text{ mA}$$

$$V_{BE} = 0.7 \text{ V}$$

# BJT Current Mirror (discussion)




$$\frac{I_C}{I_{R_1}} = \frac{1}{1 + 2/b}$$

$$b = 75$$

$$V_{BE} = 0.7 \text{ V}$$

# BJT Current Mirror (discussion)

$$V_{CC} = +5 \text{ V}$$



$$R_1 = 8.49 \text{ kW}$$

$$I_{R_1} = 0.5 \text{ mA}$$

$Q_1$

$Q_2$

$$I_C = I_S e^{qV_{BE}/k_B T} \left( 1 + V_{CE}/V_A \right)$$

We have **ignored** the Early effect

**And** we have assumed that the transistors have equal areas.


$$I_S = A_{EB} I_S^0$$

$$b = 75$$

$$I_{C2} = I_{C1} = ? \text{ mA}$$

$$V_{BE} = 0.7 \text{ V}$$

# BJT Current Mirror (different areas)



$$I_C = I_S e^{qV_{BE}/k_B T} \left( 1 + V_{CE}/V_A \right)$$


$$m = \frac{A_{EB2}}{A_{EB1}}$$

$$\frac{I_{C2}}{I_{R_1}} = \frac{m}{1 + (m+1)/b} \left( 1 + \frac{V_{CE} - V_{BE}}{V_{A2}} \right)$$

Now considering  $Q_2$  with different emitter area than  $Q_1$  (different  $I_S$ ).  
At same  $V_{BE}$ ,  $I_{B2} = m I_{B1}$ .



# BJT Current Mirror – Numerical Example



$$m = \frac{A_{EB2}}{A_{EB1}}$$

$$\frac{I_{C2}}{I_{R1}} = \frac{m}{1 + (m+1)/b} \left( 1 + \frac{V_{CE} - V_{BE}}{V_{A2}} \right)$$

$$I_{C2} = 0.5 \text{ mA} \frac{9}{1 + (10/75)}$$

$$= 4.0 \text{ mA}$$

8x  $I_{R1}$ , versus 9x area ratio

$$b = 75$$


$$V_{BE} = 0.7 \text{ V}$$

$$m = 9$$


$$V_{A2} = \infty$$

# Current Mirror (output resistance)


$$V_{CC} = +5 \text{ V}$$



# Current Mirror as active load



# CE with Active Load – Small Signal



$$A_{v0} = v_{out}/v_{in} = -g_{m3}(r_{o3} \parallel r_{o2})$$

$$R_{in} = r_{\pi 3}$$

$$R_{out} = r_{o3} \parallel r_{o2}$$

Compared to resistive load:  
 $A_{v0}$  larger,  $R_{out}$  larger

# PNP and NPN current mirrors




Fig. 7.31 6<sup>th</sup> Ed. Sedra and Smith

# Current Mirror Comments

---

Many sophisticated current mirror / current source circuits exist (to minimize beta mismatch, maximize output resistance).


See: Sedra – Smith 6<sup>th</sup> Ed. Sec. 7.5  
Sedra – Smith 7<sup>th</sup> Ed. Sec. 8.6

# Outline

---

- 1) Current Mirrors
- 2) **Common Source with “active load”**

# Basic IC gain cell




$$A_{u_o} = \frac{U_o}{U_i} = -g_m r_o$$

$$R_{in} = \infty$$

$$R_o = r_o$$



# Maximum gain



$$A_{u_o} = -g_m r_o$$

$$A_0 = |A_{u_o}| = g_m r_o$$


“self-gain”

“intrinsic-gain”

$$g_m = \frac{I_D}{(V_{GS} - V_{tn})/2}$$

$$r_o = \frac{V_A}{I_D}$$

# Maximum (intrinsic/self) gain



$$A_0 = \frac{V_A}{(V_{GS} - V_{tn})/2}$$


Modern CMOS:

$$(V_{GS} - V_{tn}) \gg 0.2 \text{ V}$$

$$V_A \gg 3 - 4 \text{ V}$$

$$A_0 \gg 30 - 40$$

# Basic IC gain cell (BJT)




$$A_{u_o} = \frac{U_o}{U_i} = -g_m r_o$$

$$R_{in} = r_\rho$$

$$R_o = r_o$$

# Intrinsic gain (BJT)




$$A_0 = g_m r_o$$

$$g_m = \frac{I_C}{V_T}$$

$$r_o = \frac{V_A}{I_C}$$

$$A_0 = \frac{V_A}{V_T}$$

# Intrinsic gain (BJT)



$$A_0 = \frac{V_A}{V_T}$$


Modern BJTs:

$$V_A \gg 5 - 35 \text{ V}$$

$$V_T = 0.026 \text{ V}$$

$$A_0 \gg 200 - 1500$$

# Implementation



$$A_{U_o} = -g_m (r_{oN} \parallel r_{oP})$$

$$A_0 \gg (30 - 40) / 2$$

**Question:**

How can we increase the gain of the basic cell?


**Answer:** Cascode

# Outline

---


- 1) Finish MOSFET Current Mirrors
- 2) BJT Current Mirrors
- 3) **CB/GG with Active Load**

# Common base






# Common base amplifier




# CB input resistance




$$R_{in} = R_E \parallel ?$$

## CB input resistance (ii)




$$R_{in} = R_E \parallel r_\rho \parallel ?$$

# CB input resistance (iii)



$$R_{in} = R_E \parallel r_p \parallel ? \quad R_{in}^{CC} = \frac{U_x}{i_x} = \frac{U_x}{g_m U_x} = \frac{1}{g_m}$$

# CB Output Resistance




$$R_0 = R_0' \parallel r_{o2}$$

# CB Output Resistance

Apply  $i_{\text{test}}$

$$v_e = i_{\text{test}} (r_{\pi} \parallel R_E \parallel R_{\text{series}})$$




KCL at E:  $0 = i_{\text{test}} - g_m v_{be} - (v_{\text{test}} - v_e)/r_o$

$$0 = i_{\text{test}} + g_m v_e - (v_{\text{test}} - v_e)/r_o$$

Solve for  $v_{\text{test}}/i_{\text{test}}$ :  $R_0' = r_o [1 + g_m (r_{\pi} \parallel R_E \parallel R_{\text{series}})]$

$\underbrace{\hspace{10em}}_{\gg 1}$

# Common base amplifier



$$U_{be} = -U_i$$

$$A_V = v_o/v_i = +g_m R_{out}$$

# Common base with Active Load

---

$$R_{in} = R_E \parallel r_\rho \parallel \frac{1}{g_m}$$


$$R_o = R_o' \parallel R_{CM} = R_o' \parallel r_{o2}$$

$$R_o' = r_o [1 + g_m (r_\pi \parallel R_E \parallel R_{series})] = r_o [1 + g_m (r_\pi \parallel R_{Th-E})]$$

$$A_V = v_o/v_i = +g_m R_{out}$$



# Common gate amplifier



# Common gate with Active Load

---

$$R_{in} = R_S \parallel 1/g_m$$

$$R_0 = R_0' \parallel R_{CM} = R_0' \parallel r_{o2}$$

$$R_0' = r_o [1 + g_m (R_S \parallel R_{series})] = r_o [1 + g_m (R_{Th-S})]$$

$$A_V = v_o/v_i = +g_m R_{out}$$