

Spring 2019 Purdue University

ECE 255: L24

Common Gate and

Common Base Amplifiers


(Sedra and Smith, 7th Ed., Secs. 8.4.1, 8.4.2, 8.4.4)

Mark Lundstrom
School of ECE
Purdue University
West Lafayette, IN USA

Announcements

- 1) HW7 due at 5:00 PM Friday, March 22
- 2) HW8 due at 5:00 PM Friday, March 29
- 3) Exam 3 is at 6:30 PM, Tuesday, April 2
- 4) Spice Project 3 will be due on April 17


Output resistance



$$r_o = \frac{V_A}{I_D}$$

From: S. Natarajan, et al., "A 14nm Logic Technology Featuring 2nd-Generation FinFET Transistors, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588 μm^2 SRAM cell size," pp. 70-72. Tech. Digest, Intern. Electron Dev. Mtg, Dec. 2014.

Output resistance




$$r_o = \frac{V_A}{I_D}$$

$$V_A = V'_A L$$


$$r_o \propto L$$

CS with active load



$$A_{v_o} = -g_m (r_{oN} \parallel r_{oP})$$


Output voltage range



Question: Over what range of voltages can the output voltage vary?

$$v_o|_{\min} < v_o < v_o|_{\max}$$

Minimum output voltage




$$v_{DS} > V_{GS} - V_{tn}$$

$$v_o > V_{GS} - V_{tn}$$

$$v_o|_{\min} = V_{GS} - V_{tn}$$

Maximum output voltage




$$v_{SD} > V_{SG} - |V_{tp}|$$

$$V_{DD} - v_o > V_{SG} - |V_{tp}|$$

$$v_o < V_{DD} - (V_{SG} - |V_{tp}|)$$

$$v_o|_{\max} = V_{DD} - (V_{SG} - |V_{tp}|)$$


Maximum output voltage



$$(V_{GS} - V_{tn}) < v_o < V_{DD} - (V_{SG} - |V_{tp}|)$$

(p. 533 in S&S)

CS with active load



Question:


How can we increase the gain of the basic cell?

$$A_{v_o} = -g_m (r_{oN} \parallel r_{oP})$$


increase output resistance of Q1

increase output resistance of Q2

Focus on Q1



Focus on Q1



Current gain of 1
High output resistance

Recall: CD


Voltage gain of 1
Low output resistance

Outline

- 1) Introduction
- 2) Review of CG without r_o**
- 3) CG with r_o included
- 4) CB
- 5) CS with source resistance

Basic CG without r_o

Let's do this directly on the circuit diagram




CG Results (w/o r_o)

$$A_v = \frac{v_o}{v_i} = +g_m R_L$$

$$R_o = \infty$$

$$R_{in} = \frac{1}{g_m}$$

$$A_I = 1$$




Outline


- 1) Introduction
- 2) Review of CG with r_o
- 3) CG with r_o included**
- 4) CB
- 5) CS with source resistance

CG with r_o


We cannot ignore the output resistance of the transistor



s.s. circuit (hybrid-pi)



Voltage gain



Voltage gain

$$v_o = -i_{out} R_L$$

$$v_o = - \left[g_m v_{gs} + \frac{v_o - v_i}{r_o} \right] R_L$$

$$v_o = - \left[-g_m v_i + \frac{v_o - v_i}{r_o} \right] R_L$$


$$A_{v_o} = \frac{v_o}{v_i} = \frac{(g_m + 1/r_o) R_L}{(1 + R_L/r_o)}$$

$$r_o \gg R_L$$


$$v_o [1 + R_L/r_o] = [g_m + 1/r_o] R_L v_i$$

$$A_{v_o} \rightarrow g_m R_L$$

Input resistance



Input resistance



Input resistance

$$v_x - v_{r_o} - v_{R_L} = 0$$

$$v_x = v_{r_o} + v_{R_L}$$

$$v_x = [i_x + g_m v_{gs}] r_o + i_x R_L$$

$$v_x = i_x r_o + g_m v_{gs} r_o + i_x R_L$$

$$v_x = i_x r_o - g_m v_x r_o + i_x R_L$$

$$v_x (1 + g_m r_o) = i_x (r_o + R_L)$$


$$\frac{v_x}{i_x} = \frac{(r_o + R_L)}{(1 + g_m r_o)}$$

$$R_{in} = \frac{(r_o + R_L)}{(1 + g_m r_o)}$$


$$g_m r_o \gg 1$$

$$R_{in} \approx \frac{1}{g_m} + \frac{R_L}{g_m r_o}$$

Output resistance



Output resistance



Output resistance

$$v_x - v_{r_o} - v_{R_{series}} = 0$$

$$v_x = v_{r_o} + v_{R_{series}}$$

$$v_x = [i_x - g_m v_{gs}] r_o + i_x R_{series}$$

$$v_{gs} = -i_x R_{series}$$

$$v_x = i_x r_o - g_m (-i_x R_{series}) r_o + i_x R_{series}$$

$$v_x = i_x [r_o + (1 + g_m r_o) R_{series}]$$

$$R_{out} = r_o + (1 + g_m r_o) R_{series}$$

$$g_m r_o \gg 1$$

$$R_{out} \approx r_o + g_m r_o R_{series}$$

Current gain

$$A_{v_o} = \frac{(g_m + 1/r_o)R_L}{(1 + R_L/r_o)}$$


$$R_{in} = \frac{(r_o + R_L)}{(1 + g_m r_o)}$$

$$R_{out} = r_o + (1 + g_m r_o)R_{series}$$

$$A_I = 1$$

$$A_I = \frac{v_o/R_L}{v_i/R_{in}} = A_{v_o} \frac{R_{in}}{R_L}$$

CG Summary




$$R_{out} = r_o + (1 + g_m r_o) R_{series}$$

$$R_{out} \approx r_o + (g_m r_o) R_S$$

$$R_{in} = \frac{(r_o + R_L)}{(1 + g_m r_o)}$$

$$R_{in} \approx \frac{1}{g_m} + \frac{R_L}{g_m r_o}$$

CS with active load




Question:

How can we increase the gain of the basic cell?

$$A_{v_o} = -g_m (r_{oN} \parallel r_{oP})$$

increase output resistance of Q1

Summary



$$R_{out} = r_o + (g_m r_o) R_S$$

$$R_{out} \approx (g_m R_S) r_{oN}$$

$$R_{out} \approx (g_m r_{oN}) r_{oN}$$


$$R_{out} \approx K r_{oN}$$

Outline

- 1) Introduction
- 2) Review of CG without r_o
- 3) CG with r_o included
- 4) CB**
- 5) CS with source resistance

Basic CB without r_o

Draw the small signal equivalent circuit.



Basic CB results

$$A_v = \frac{v_o}{v_i} = +g_m R_C$$

$$R_o = R_C$$

$$R_{in} = \frac{r_\pi}{\beta + 1}$$

Now include r_o in the analysis

Basic CB results with r_o

CG

$$R_{in} = \frac{(r_o + R_L)}{(1 + g_m r_o)}$$

$$R_{out} = r_o + (1 + g_m r_o) R_{series}$$

CB


$$R_{in} = \frac{(r_o + R_L)}{1 + \frac{r_o}{r_\pi / (\beta + 1)} + \frac{R_L}{r_\pi}}$$

$$R_{out} = r_o + (1 + g_m r_o) (R_{series} \parallel r_\pi)$$


Outline

- 1) Introduction
- 2) Review of CG without r_o
- 3) CG with r_o included
- 4) CB
- 5) CS with source resistance**

CS with source degeneration



Output resistance: CS with source degeneration



Output resistance of a CG

$$R_{out} = r_o + (1 + g_m r_o) R_{series}$$

Summary

Including r_o complicates small signal analysis

But, as we will discuss next week we can take advantage of r_o .

Questions

- 1) Introduction
- 2) Review of CG without r_o
- 3) CG with r_o included
- 4) CB
- 5) CS with source resistance

