

ECE-305: Spring 2018

MOS Field Effect Transistors

(MOSFETs)

Pierret, *Semiconductor Device Fundamentals* (SDF)
Chapters 15+16 (pp. 525-530, 563-599)

Professor Peter Bermel
Electrical and Computer Engineering
Purdue University, West Lafayette, IN USA
pbermel@purdue.edu

Outline

1. **Review from Tuesday**
2. Velocity saturation in simplified theory
3. Major Failure Modes
 - A. Bulk charge theory for small transistors
 - B. Bias Temperature Instability
 - C. Short Channel Effects
4. Conclusion

Approximations for Inversion Charge


$$Q_i = -C_o(V_G - V_T - V) + qN_A(W_T(V) - W_T(V = 0))$$
$$= -C_o(V_G - V_T - V) + \sqrt{2qk_S \epsilon_o N_A (2\phi_B + V)} - \sqrt{2qk_S \epsilon_o N_A (2\phi_B)}$$

Approximations:

$$Q_i \approx -C_o(V_G - V_T - V) \quad \text{Square law approximation ...}$$

$$Q_i \approx -C_o(V_G - V_T - mV) \quad \text{Simplified bulk charge approximation ...}$$

Linear Region (Low V_{DS})



Outline

1. Review from Tuesday
- 2. Velocity saturation in simplified theory**
3. Major Failure Modes
 - A. Bulk charge theory for small transistors
 - B. Bias Temperature Instability
 - C. Short Channel Effects
4. Conclusion

Calculating V_{DSAT}

$$v_d = \frac{-\mu E}{1 + (|E|/E_c)}$$

$$\frac{I_D}{Z} = \frac{\mu_o C_o}{L + \frac{V_D}{E_c}} \left[(V_G - V_T) V_D - m \frac{V_D^2}{2} \right]$$


Take log on both sides and then set the derivative to zero

$$V_{DSAT} = \frac{2(V_G - V_T)/m}{1 + \sqrt{1 + 2\mu_o (V_G - V_T)/m v_{sat} L}} < \frac{(V_G - V_T)}{m}$$



Velocity Saturation

$$J_{D,sat} = \frac{\mu_0 C_o}{L + \frac{V_{D,sat}}{\mathcal{E}_C}} \left[(V_G - V_T) V_{D,sat} - \frac{m V_{D,sat}^2}{2} \right]$$

$$\sim \frac{\mu_0 \mathcal{E}_C C_o}{V_{D,sat}} \left[(V_G - V_T) V_{D,sat} - \frac{m V_{D,sat}^2}{2} \right] \sim v_{sat} C_o (V_G - V_T)$$




'Signature' of Velocity Saturation



I_D and $(V_{GS} - V_T)$: In practice

.....



$$I_D(V_D = V_{DD}) \sim (V_G - V_T)^\alpha$$

$$1 < \alpha < 2$$

Complete
velocity
saturation

Long channel

Topic: MOS-Capacitors

Objective: Being comfortable in calculating the internal quantities of a MOS-capacitor, including depletion width, surface electric field, oxide field, threshold voltage, etc.

Consider a silicon MOS-CAP with $N_A = 10^{16} \text{ cm}^{-3}$. Calculate the maximum depletion width. Also, calculate the threshold voltage given the oxide thickness is 2 nm.

$$\phi_B = k_B T/q \ln(N_A/n_i) = 0.3473 \text{ V}, \quad \text{and } \psi_s = 2\phi_B = 0.6946 \text{ V}$$

$$x_D = \left[\frac{2 \kappa_s \epsilon_0 (\psi_s)}{q N_A} \right]^{0.5} = 0.3 \times 10^{-4} \text{ cm}$$

$$V_t = \phi_s - \frac{Q_B}{C_o} = 0.6946 + \frac{1.6 \times 10^{-19} \times 10^{16} \times 0.3 \times 10^{-4}}{3.9 \times 8.85410^{-14} / (2 \times 10^{-7})} = 0.7225 \text{ V}$$

Explain to your satisfaction why: Capacitor area is absent, the dielectric constant is that of oxide, mobile charges are absent, and $E_{ox} = -\frac{Q_B}{x_0} C_0$

Topic: Nonideal MOS-Capacitors

Objective: Given various nonideal quantities, such as workfunction difference, trapped charges, interface defects, calculate MOS-C electrical performance.

For an Al-Silicon MOS-C, with $\Phi_M=4.10$ eV and $\chi_{Si}=4.05$ eV. If the doping is $N_A = 10^{15} \text{ cm}^{-3}$, then calculate the flat band voltage.

$$\phi_B = k_B T/q \ln(N_A/n_i) = 0.29 \text{ V},$$

$$\phi_{ms} = \left(\chi_{Si} + \frac{E_G}{2} + \phi_B \right) - \Phi_M = 0.89 \text{ V}$$

Therefore, one must apply -0.89V to make the band flat.

Explain to your satisfaction why:

- In the ϕ_{ms} expression, if I wished to use E_G (not $E_G/2$), how should I have modified the expression to get the same result.
- Flatband voltage is negative, but the ϕ_{ms} is positive?
- Flatband voltage looks similar to the built-in voltage.

Topic: Nonideal MOS-Capacitors

Objective: Learning to interpret an experimental C-V characteristics

Based on the C-V characteristics, answer the following questions

1. Is this a MOSCAP or MOSFET ?


Ans. MOSCAP. Only a MOS-CAP shows such High-frequency inversion capacitance behavior.

2. What is the threshold voltage? Ans. -1V.

3. What is the flatband voltage? Ans. -2V

4. Is this a p-doped or n-doped semiconductor?

Ans. Accumulation occurs at negative voltage. Here, negative charge in the gate brings further increases the positive charge; hence, the substrate is p-type.



Topic: Nonideal MOS-Capacitors

Objective: Learning to interpret an experimental C-V characteristics

Based on the C-V characteristics, answer the following questions

5. If the material becomes a channel of a MOSFET, will this be NFET or PFET?


Ans. An N-MOSFET. MOSFET type is defined by the minority carriers (inversion)

6. Which voltage range would you use to determine the doping? Ans. -2V to -1V.

7. Which region will you check to determine the oxide thickness? Ans. Less than -2V.

8. Is this a small signal or a deep-depletion characteristics?

Ans. Small signal because capacitance at $V > V_T$ is a constant. Deep depletion would show linear reduction in capacitance with voltage.



Topic: MOSFET

Objective: Calculate electrical parameters based on experimental data

$T = 300 \text{ K}$

Oxide thickness: $x_0 = 2.2 \text{ nm}$

Relative dielectric constant: $\kappa_{ox} = 4$

Power supply voltage: $V_{DD} = 1.2 \text{ V}$

Series resistances: $R_s = R_D = 100 \text{ } \Omega\text{-}\mu\text{m}$

Actual channel length = 85 nm

From the so-called “on-current”, $I_D(V_{SD} = V_{DD}, V_{DS} = V_{DD})$, estimate the average velocity of electrons in the channel at the source end of the channel.

Solution:

$$\langle v(0) \rangle = \frac{I_{ON}}{WQ_n(0)}$$

$$Q_n(0) = C_{ox}(V_{GS} - I_D R_s - V_T)$$

$$C_{ox} = \frac{\epsilon_{ox}}{x_0} = 1.6 \times 10^{-6} \text{ F/cm}^2$$


$$Q_n(0) = (1.6 \times 10^{-6})(1.2 - 1120 \times 10^{-6} \times 100 - 0.26) = 1.32 \times 10^{-6}$$

$$Q_n(0)/q = 8.3 \times 10^{12} \text{ cm}^{-2}$$


$$\langle v(0) \rangle = \frac{I_{ON}}{WQ_n(0)} = \frac{1120 \times 10^{-6}}{10^{-4} \times 1.32 \times 10^{-6}} = 8.5 \times 10^7 \text{ cm/s}$$

$$\langle v(0) \rangle = 8.5 \times 10^7 \text{ cm/s}$$

Explain: Is this a long channel or a short channel transistor?




$$R_{TOT} = \frac{V_{DS}}{I_D} = 340 \text{ } (\Omega\text{-}\mu\text{m})$$



Outline

1. Review from Tuesday
2. Velocity saturation in simplified theory
- 3. Major Failure Modes**
 - A. Bulk charge theory for small transistors
 - B. Bias Temperature Instability
 - C. Short Channel Effects
4. Conclusion

Warranty, product recall and other facts of life




In this course, you are learning to analyze/design MOSFETs that go in an IC ...


... because the ICs operate in incredibly harsh conditions, turning on and off trillions of time during its lifetime

... therefore the properties of the MOSFET keep changing. Eventually, S/D can be shorted, the gate oxide can break, etc

Measure of Flat-band shift from C-V Characteristics




Idealized MOS Capacitor




Recall that

$$Q_i = C_o (V_G - V_{T,ideal})$$

$$V_{T,ideal} = \phi_s - \frac{Q_B}{C_o} \Big|_{\phi_s = 2\phi_F}$$



Distributed Trapped charge in the Oxide




$$V_T = \phi_S - \frac{Q_F}{C_o} - \gamma_M \frac{Q_M}{C_o}$$

$$Q_M = \int_0^{x_0} \rho_{ox}(x) dx$$


$$\gamma_M \equiv \frac{x_M}{x_0} = \frac{\int_0^{x_0} x \rho_{ox}(x) dx}{x_0 \int_0^{x_0} \rho_{ox}(x) dx}$$

An Intuitive View

Ideal charge-free oxide



Reduced gate charge



Gate Voltage and Oxide Charge


$$V_G = \Delta V_{ox} + \phi_s$$

$$-\frac{d^2 V_{ox}}{dx^2} = \frac{d\mathcal{E}_{ox}}{dx} = \frac{\rho_{ox}(x)}{K_o \epsilon_0} \quad \int_{\mathcal{E}(x)}^{\mathcal{E}(x_0)} d\mathcal{E}_{ox} = \int_x^{x_0} \frac{\rho_{ox}(x') dx'}{K_o \epsilon_0}$$

$$-\frac{dV_{ox}}{dx} = \mathcal{E}_{ox}(x) = \mathcal{E}_{ox}(x_0) - \int_x^{x_0} \frac{\rho_{ox}(x') dx'}{K_o \epsilon_0}$$

$$\Delta V_{ox} = \frac{K_s}{K_o} x_0 \mathcal{E}_s(x_0) - \int_0^{x_0} dx \int_x^{x_0} \frac{\rho_{ox}(x') dx'}{K_o \epsilon_0}$$

$$= \frac{K_s}{K_o} x_0 \mathcal{E}_s(x_0) - \int_0^{x_0} \frac{x \rho_{ox}(x) dx}{K_o \epsilon_0}$$




Gate Voltage and Oxide Charge


$$\begin{aligned} \Delta V_{ox} &= \frac{K_S}{K_o} x_0 \mathcal{E}_S(x_0) - \int_0^{x_0} \frac{x \rho_{ox}(x) dx}{\left(\frac{K_o \epsilon_0}{x_0} \right) x_0} &&= V_{T,ideal} - \frac{1}{C_o x_0} \int_0^{x_0} x \rho_{ox}(x) dx \\ &= \frac{K_S}{K_o} x_0 \mathcal{E}_S(x_0) - \frac{1}{C_o x_0} \int_0^{x_0} x \rho_{ox}(x) dx &&= V_{T,ideal} - \frac{Q_M}{C_o} \gamma_M \end{aligned}$$

$$\begin{aligned} V_{th} &= \psi_s (= 2\phi_F) + \Delta V_{ox} \\ &= \psi_s (= 2\phi_F) + \frac{K_S}{K_{ox}} x_0 \mathcal{E}_S(x_0) - \frac{1}{C_o x_0} \int_0^{x_0} x \rho_{ox}(x) dx \end{aligned}$$


Interpretation for Bulk Charge



Interpretation for Interface Charge




Time-dependent shift of Trapped Charge





$$V_T = V_{T,ideal} - \frac{1}{C_o x_0} \int_0^{x_0} x Q_{ox}(x) \times \delta(x - x_1(t)) dx$$

$$= V_{T,ideal} - \frac{x_1(t)}{x_0} \times \frac{Q_{ox}(x)}{C_o}$$





Sodium related bias temperature instability (BTI) issue

Dielectric Breakdown




Radiation Induced Charge Buildup




$$V_{th} = V_{th}^* - \frac{x_1}{x_0} \frac{Q_{ox}(x_1, t)}{C_{ox}}$$

50 Mrad(Si) 8MeV elec




Bias Temperature Instability (Experiment)



M O S M O S







(-) biases



(+) biases








Negative Bias Temperature Instability







SiO and SiH Bonds

Google image








Interface States






'Annealing' of Interface States

Forming gas
anneal






C-V Stretch Out

Forming gas
anneal



Nature of Donor and Acceptor Traps



Donor level

Positive when empty

Neutral when full

Acceptor level

Neutral when empty





Negative when full

Combination when



both are present

Donor-like Interface States

$$V_{th} = V_{th}^* - \frac{1}{C_{ox}x_0} \int_0^{x_0} x \times \alpha(V_G) \times Q_{ox}(x) \delta(x - x_0) dx = V_{th}^* - \frac{\alpha(V_G)Q_{ox}(x_0)}{C_{ox}}$$



Acceptor-like Interface States





$$V_{th}(V_G) = V_{th}^* + \frac{\alpha(V_G) Q_{ox}(x_0)}{C_{ox}}$$

Acceptor and Donor Traps Combined



Donor-related stretchout

Acceptor-related stretchout



Short Channel Effect: V_{th} Roll-off

$$V_{th} = 2\phi_F - \frac{Q_B}{C_{ox}} = 2\phi_F + \frac{qN_A W_T}{C_{ox}}$$




How to reduce V_{th} roll-off ...

Shallow junction/geometry of transistors

laser annealing of junctions, FINFETs

Reduced substrate doping N_A

consider WT and junction breakdown



High-k/metal gate MOSFET

$$L_{\min} = \frac{qN_A W_T}{C_o} \frac{r_J}{\alpha_0} \left(\sqrt{1 + \frac{2W_T}{r_J}} - 1 \right)$$

Thinner gate oxides



Consider tunneling current

Higher gate dielectric

Consider bulk traps

Advantages of High-k Dielectric

High-k/metal gate MOSFET





$$L_c = \frac{qN_A W_T r_J}{\frac{\kappa_{ox} \epsilon_0}{x_0}} \alpha \left(\sqrt{1 + \frac{2W_T}{r_J}} - 1 \right)$$

$$I_D = \frac{Z\mu C_o}{2L} (V_G - V_{T,ideal})^2$$


Thicker oxide (x_0) for same capacitance ...

... ensures the drive-current is not reduced, but tunneling current is suppressed.


Solution: Ultra-thin Body SOI



Example: FINFET, OmegaFET, X-FET



Cross-section



Outline

1. Review from Tuesday
2. Velocity saturation in simplified theory
3. Major Failure Modes
 - A. Bulk charge theory for small transistors
 - B. Bias Temperature Instability
 - C. Short Channel Effects
4. **Conclusion**

Conclusion

- 1) Ideal and non-ideal MOSFETs currents above threshold can be predicted using a simplified bulk-charge theory
- 2) There are a variety of failure modes that can degrade performance over time: particularly dielectric breakdown and negative-bias temperature instability
- 3) Short channel effects are a serious concern for MOSFET scaling, and novel approaches have been proposed to solve them. Fortunately, electrons travel from source to drain without scattering in very short channel transistors. A considerably simpler theory applies here.