A Verilog-A Compact Model for Negative Capacitance FET 1.1.3

By Muhammad Abdul Wahab1, Muhammad A. Alam1

Purdue University

The NC-FET compact model is a semi-physical verilog-A model of the negative capacitance transistor. We developed this self-consistent model with BSIM4/MVS and Landau theory. This model is useful to design NC-FET for high speed and low power...

Listed in Compact Models

Additional materials available

Version 1.1.3 - published on 09 Nov 2017 doi:10.4231/D3QZ22K3Z - cite this

Licensed under NEEDS Modified CMC License according to these terms

Usage

Total Views

7,066

83 93 136 123 129 144 111 127 104 162 111 109 116 96 172 110 110 235 140 130 116 153 102 142 127 64 53 68 83 67 61 63 61 69 66 97 61 54 86 105 89 107 91 67 62 54 54 172 71 61 124 64 83 64 108 102 51 31 27 60 50 41 79 61 89 54 70 104 65 96 104 78 79 81 64 78 92

The above numbers reflect non-unique views of the page, which may include multiple views in the same day by the same user.

Total Downloads

3,051

27 31 59 52 23 74 43 40 34 48 33 43 50 24 93 49 44 61 51 65 45 62 40 43 67 31 17 50 42 18 56 28 18 38 32 47 37 6 60 33 54 31 46 16 32 27 15 180 16 21 21 34 33 24 38 78 33 23 16 50 14 15 30 34 25 23 34 44 57 47 30 28 30 23 22 23 70

The above numbers reflect non-unique user access to the linked content, which includes but is not limited to primary access button clicks, bundle downloads, and supporting documents.