

# Technology Trends as Viewed in 2011



Scaling the Conventional Transistors  
Future Nanoelectronic Devices

# Nobel Prizes in Electron Devices



- **1956 – The Transistor**  
**William Shockley, John Bardeen, and Walter Brattain**
- **1973 – Tunneling Diode**  
**Leo Esaki, Ivar Giaever**
  - **Josephson Junction**  
**Brian David Josephson**
- **2000 – Integrated Circuit**  
**Jack Kilby**
  - **Semiconductor Heterojunction Devices**  
**Zhores Alferov and Herbert Kroemer**
- **2007 – Giant Magnetoresistive Effect (GMR)**  
**Albert Fert and Peter Grunberg**
- **2009 – Charge Coupled Devices**  
**George Smith and Willard Boyle**
  - **Fiber Optic Technology**  
**Charles Kao By**



# Technology Trends: Scaling



Downsizing of the components has been the driving force for circuit evolution:



1900

VT

10 cm

1950

Transistor

cm

1960

IC

mm

1970

LSI

10  $\mu$ m

2000


ULSI

100 nm

In 100 years, the size reduced by one million times.


We have never experienced such a tremendous reduction of devices in human history.

# Transistor Scaling: Moore's Law



Gordon Moore

*“every 1.5 years complexity doubles”*



# Technology Trends: Scaling



- Downsizing:
  - Reduce Capacitance
    - ✦ Reduce switching time of MOSFET
    - ✦ Increase clock frequency
      - Increase Circuit operation Speed
  - Increase number of transistors
    - ✦ Parallel processing
      - Increase Circuit operation Speed

Downsizing contributes to the performance increase in two ways.


**Thus, downsizing of Si devices is the most important and critical issue.**

# Technology trends: Constant Field Scaling



Geometry & Supply voltage	$L_g, W_g$ $T_{ox}, V_{dd}$	K	Scaling K : K=0.7 for example
Drive current in saturation	$I_d$	K	$I_d = v_{sat} W_g C_o (V_g - V_{th})$ $C_o$ : gate C per unit area $\rightarrow W_g (t_{ox}^{-1})(V_g - V_{th}) = W_g t_{ox}^{-1} (V_g - V_{th}) = KK^{-1}K = K$
$I_d$ per unit $W_g$	$I_d/\mu m$	1	$I_d$ per unit $W_g = I_d / W_g = 1$
Gate capacitance	$C_g$	K	$C_g = \epsilon_o \epsilon_{ox} L_g W_g / t_{ox} \rightarrow KK/K = K$
Switching speed	$\tau$	K	$\tau = C_g V_{dd} / I_d \rightarrow KK/K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	$A_{chip}$	$\alpha$	$\alpha$ : Scaling factor $\rightarrow$ In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	N	$\alpha/K^2$	$N \rightarrow \alpha/K^2 = 1/K^2$ , when $\alpha=1$
Power per chip	P	$\alpha$	$fNCV^2/2 \rightarrow K^{-1}(\alpha K^{-2})K (K^1)^2 = \alpha = 1$ , when $\alpha=1$

# Scaling of Today's Devices





# Future Device Technologies: ... More Moore




-Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher  $I_d$ -sat under low  $V_{dd}$ .

-Three important technologies

1. High-k/metal gate stack with  $<0.5\text{nm}$  EOT, Silicide S/D
2. Si Nanowire MOSFETs
3. Alternative channel MOSFETs (III-V, Ge), maybe nanowire

- Other Beyond CMOS devices are still in the cloud.






# More than Moore ...



- 1969 Lambe and Jaklevic: Charge quantization in a small box
- 1987 Averin and Likharev Single Charge Transfer, Single Electron Transistor at very low temperatures
- 1991 Fulton (Bell Labs) Single Charge Sensing Structure
- 1993 Nakazato and Ahmed, Dresselhaus and Likharev Single Electron Memory Prototype
- 1994 Many groups from Hitachi, IBM, Minesota, etc. Single Electron Memory at Room Temperature Using Quantum Dots
- 1996 Yano (Hitachi Central Lab) First Single Electron Memory Array, 64 bits.
- 1998 Yano (Hitachi Central Lab) First ULSI Single Electron Memory Prototype. 128 Mbits.
- 1999 Nakazato (Hitachi Cambridge) and Ahmed (Cavendish Lab) Announce Manufacturable Device for Next Generation Memory.

# Coulomb Blockade Effect



## *Coulomb Blockade Effect*

Quantum tunneling of electron between source and drain can be blocked if the charging energy

$$E_c = \frac{e^2}{2C} \gg kT$$



$$\Delta E = eV - E_c < 0: \text{ blocked}$$

$$2E_c = \frac{e^2}{(C_1 + C_2)}$$


## *Coulomb Staircase*

- Asymmetric junction ( $R_2 \gg R_1$ )
- Current steps at  $\frac{e}{2C_2} + n(\frac{e}{C_2})$


# Coulomb Blockade Effect – Cont'd



# SET at 100 K



[a]



[b]






FIG. 2. The drain current  $I_D$  vs the gate voltage  $V_G$  of a Si QDT with 20 nm dot at different temperatures up to 100 K (curves are displaced for clarity). The  $V_{DS}$  was kept at 50  $\mu$ V to prevent the drain bias from broadening the oscillations at 5.4 K significantly.

**Si dot with 20nm** diameter : energy spacing = 40meV


Current oscillation due to the interference between different modes of quantum waves in a cavity

*S.Y. Chou et al., Appl. Phys. Lett 67, 938 (1995)*


# SET Operation at 300K



*K. Matsumoto et al., Appl. Phys. Lett. 68, 34 (1996)*





Unclear coulomb staircase due to the symmetric size of the tunnel junction









Coulomb staircase with periods of 150mV

# Single Electron Memory








# Single Electron Memory - Demonstration



- Discrete shift in the threshold voltage
- Staircase relation between the charging voltage and the shift
- Self-limiting charging process



*L. Guo, E. Leobandung, S.Y. Chu, Science 275, 649 (1997)*

# Nanotube Single Electron Transistor




The amount of current ( $I_{SD}$ ) flowing through the nanotube channel can be varied by a factor of 100,000 by changing the voltage applied to a gate ( $V_G$ ),

# Tunneling Spectroscopy of InAs Quantum Dots





$E_c=0.11$  eV: single electron charging energy  
 $E_g=1.02$  eV: nanocrystal band gap

# Quantum Dot Cellular Automata




- Wireless interconnection
- Communicate by the electric fields of electrons

*I. Amlani et al., Science, 284, 289 (1999).*





# Magnetic Random Access Memory (MRAM)


G.A. Prinz, *Science* 282, 1660 (1998)



Spin-polarized transport





RAM that is constructed of GMR elements




RAM that is constructed of magnetic tunnel junction



# Nanowire Transistor



- Common base current gain:  $I_C/I_E = 0.94$
- Common emitter current gain:  $I_C/I_B = 16$





# Transistor Scaling: Beyond CMOS



Device	Operating Principle	Status	Advantages	Disadvantages
<b>Resonant Tunneling Transistor</b>	Quantum resonance in double barrier potential wells	Capable of large scale fabrication	Logic compression semiconductor based	Same scaling limitations as microelectronic transistor.
<b>Single Electron Transistor</b>	Coulomb Blockade in small quantum dots	Experimental only at very low temperatures	High gain. Similar in operation to FET	Low temperature. Difficult to control.
<b>Quantum Dot Cell</b>	Single electron confinement in arrays of Quantum dots	Quantum dots can be fabricated in the laboratory. Quantum dots are still theoretical.	Wireless. Low energy dissipation.	Difficult design rules. Susceptible to noise.
<b>Molecular Shuttle Switch</b>	Movement of a molecular "bead" between two stations on a switch molecule	Experimental, can only be switched chemically	Small, but robust. Assembly chemically.	Slow switching speed. How to interconnect?
<b>Atom Relay</b>	Vibrational movement of a single atom in and out of an atom wire	Theoretical	Very high speed. Sub-nanometer size.	Very low temperature. Very unreliable.
<b>Refined Molecular Relay</b>	Rotational movement of a group in and out of an atom wire	Theoretical	Sub-nanometer size. More reliable than atom relay.	How to fabricate? How to interconnect?