

ECE 595Z Digital Systems Design Automation Module 9 (Lectures 29-30): Low Power Design Lecture 29



Anand Raghunathan MSEE 348 raghunathan@purdue.edu

1

Why is Power Important?

- My top 5 reasons
 - 1. How many Hoover dams does it take?
 - 2. The true (economic) cost of power
 - 3. Anytime, Anywhere (or more for less)
 - 4. The end of (classical) scaling
 - 5. Power impacts correct IC operation

How many Hoover dams?

Let a

Then ...



- Name: ENIAC
 - First all-electronic,
 Turing-complete
 computer
- Built: Feb. 1946
- Speed: 5000 additions/sec
- Space: 1800 sq. ft.
- Weight: ~30 tons

Power Consumed: 174,000 Watts

Avg. power consumption of a US home: 1020W

and Now....



- Name: Earth Simulator
 - World's fastest
 supercomputer
 (June 2002 Nov 2004)
- Built: Feb 2002
- Speed: 35.61x10¹² Flops
- Space: ~35000 sq. ft.

Power consumed: ~13,000,000 Watts



What if you design for power?





- Name: MP211
 - First multi-core
 processor for mobile
 phones
- Built: Sep 2004
- Speed: > 10⁹ Inst/sec
- Size: ~1 sq. cm.

Power: 0.12-0.25 Watts (active), 0.00005 Watts (idle)

Societal Impact

- Environmental burden
 - Total power consumption of **CPUs** in world's computers
 - 2001: 9 Billion Watts (> 4 Hoover Dams!)
 - 2005: ~20 Hoover Dams





http://www.greenpeace.org/

- Servers and associated infrastructure
 - 123 Billion kWH worldwide in 2005 = over 170 Billion tons of CO₂ (over 250 Billion kWH by 2010)

Fluorescent lighting: 200 Billion kWH

• 2010: Data centers use 1.3 percent of worldwide electricity



Earth Day – April 22nd, 2012





New research funding agency (ARPA-E) formed -\$400 Million For Off the Wall Energy Ideas



THOMAS L. FRIEDMAN Hot, Flat, and Crowded

WHY WE NEED A GREEN REVOLUTION – AND HOW IT CAN RENEW AMERICA



© 2012 Anand Raghunathan

The True (Economic) Cost of Power



The True Cost of Power

- Product Cost
 - Packaging / cooling has increased impact on IC and system cost
- Operation Cost
 - \$180/yr electricity bill for an always-on PC
 - \$4-\$8/Watt of load for data centers
- Replacement Cost
 - Mean Time to Failure is halved for every 10 deg.
 C increase in temperature



Packaging/cooling costs



Anytime, Anywhere (More for Less)

"By having the phone with you, you should not need anything else but your clothes!"



Takashi Natsuno Managing Director i-mode strategy NTT DoCoMo

[Technology Review, July '04]

i-mode: Japan's most successful wireless internet service (46 M subscribers)

ECE 595Z: Digital Logic Synthesis, Spring 2012



Battery-powered Mobile Appliances

- Large portion of the electronics and semiconductor industries!
 - Largest by volume
 - Wireless handset sales: 990 million units in 2006
 - Significant by revenue
 - Semiconductors for handsets: \$33 Billion in 2007
- Battery life is a primary concern





ECE 595Z: Digital Logic Synthesis, Spring 2012

The Battery Gap



ECE 595Z: Digital Logic Synthesis, Spring 2012

The End of Classical Scaling



ECE 595Z: Digital Logic Synthesis, Spring 2012

© 2012 Anand Raghunathan

Historical Trends: IC Scaling





No exponential is forever, but you can delay forever... -Gordon Moore





ECE 595Z: Digital Logic Synthesis, Spring 2012

The End of (Classical) Scaling

- **Classical scaling**: All device dimensions and Voltage are scaled equally
 - Ended due to unacceptable gate leakage, reliability, ...
 - Causes dramatic rise in power density with scaling





Souce: Bernard Meyerson, "How Does One Define "Technology" Now That Classical Scaling Is Dead (and Has Been for Years)?", DAC 2005 Keynote



• This clearly unsustainable trend led to a transformation in the computing industry that we now call "**multi-core**"

The End of (Classical) Scaling - Power Cliffs

 The switch from Bipolar to CMOS occurred when power became a showstopper
 No viable alternative in sight this time!



Souce: Bernard Meyerson, "How Does One Define "Technology" Now That Classical Scaling Is Dead (and Has Been for Years)?", DAC 2005 Keynote

Power Affects Design Complexity

The Power Delivery Challenge



Speed-power Inter-dependence



Our focus in 595Z

- How can we automatically estimate power consumption at the logic level?
- Synthesis (automatic) techniques to reduce power.

Outline

- Power dissipation in CMOS circuits
- Estimating power consumption
 - Power models for gates
 - Estimating value probabilities and switching activities



Source: Shekar Borkar, "Microarchitecture and Design **Challenges for Gigascale** Integration", MICRO 2004

90nm 65nm 45nm 32nm 22nm 16nm

0

26

Capacitive Switching Power

• Power required to charge and discharge capacitances



Energy required to charge load capacitance = Q^*V_{dd} = $C_L^*V_{dd}^*V_{dd}$

Power = Energy/transition * transition rate

= $C_L * V_{dd}^2 * f_{0 \to 1}$ = $C_L * V_{dd}^2 * f * P_{0 \to 1}$

Capacitive Switching Power

 Over time, at any signal in the circuit, 0→1 and 1 → 0 transitions are equi-probable



Cap. Switching Power = $\frac{1}{2} . C_L . V_{dd}^2 . N . f$ C_L :Load Capacitance V_{dd} : Supply Voltage N:Switching Activity (per. clock cycle) f:Clock Frequency

C_L.N.f: Switched Capacitance

Leakage Power





- Three major components
 - Sub-threshold leakage
 - Gate leakage
 - Reverse-biased junction (Band-to-Band tunneling)

Power Models for Gates

- Dynamic Power
 - Unit capacitance
 - Lumped output capacitance
 - Pin-based model
 - Transition-based model
 - State-dependent model
- Leakage Power
 - Constant
 - Input-dependent (lookup table based on gate input values)

Dynamic Power Models for Gates

- Unit capacitance (simplest model)
 - Technology-independent
 - Power $\propto \sum_{\text{all } g_i} N(g_i)$
 - Extension: add per-fanout capacitance
 - Lumped output capacitance
 - Specified in technology library
 - Pin-based model
 - Associate a capacitance with each pin of the cell / gate

Increasing accuracy







Dynamic Power Models for Gates

- Transition-based model
 - Specify the power consumption for each possible transition at gate inputs
 - Exponential in number of gate inputs
 - Assumes that transitions on different inputs are either simultaneous or separated enough in time that they do not interact



Transition	Power
00→01	
00→10	
00→11	
01→00	
01→10	
01→11	
10→00	
10→01	
10→11	
11→00	
11→01	
11→10	

Dynamic Power Models for Gates

- State-dependent model
 - Accurately accounts for effect of history on internal signals within a gate
 - Requires a very accurate simulator (e.g., SPICE) to build this model



Leakage Power Models

- Constant
 Depends on gate type
- Input-dependent
 - Look-up table based on input values
 - Considers stacking effect and loading effect



Power Estimation: What Else Do We Need to Know?

• Value probabilities and switching activities at signals inside the circuit



Note: Assume a pinbased delay model for dynamic power and an input-dependent leakage model

$$P = \sum_{\text{all gates } g_i} P_{dynamic}(g_i) + P_{leakage}(g_i)$$
$$P_{dynamic}(g_i) = f(N_{transition}(x_i), N_{transition}(y_i), N_{transition}(z_i))$$

 $P_{leakage}(g_i) = h \Big(P(x_i, y_i = 00), P(x_i, y_i = 01), P(x_i, y_i = 10), P(x_i, y_i = 11) \Big)$

Switching Activity Under Zero Delay

- Assuming zero gate delays, each gate output can switch at most once in each clock cycle
- Whether there is a transition or not depends on current and previous input vectors



 $N_1(010,011) = N_2(010,011) =$



 $N_1(010, 110) = N_2(010, 110) =$

Switching Activity under General Gate Delays

• Output of each gate may switch multiple times for a single input vector pair (**glitching**)





Glitching Example

• Data path circuits often dissipate a lot of dynamic power due to glitching

Example: 16-bit ripple carry adder

