ECE 695A Lecture 28: Circuit Implications of Dielectric Breakdown
Category
Published on
Abstract
Outline:
- Part 1 - Understanding Post-BD FET behavior
- BD position determination
- Hard and Soft BD in FETs
- Distinguishing leakage and intrinsic FET parameters shifts
- Part 2 - Impact of breakdown on digital circuit operation
- BD in ring oscillator
- BD in SR AM cell
- Timing, BD into soft node
Credits
Based on a IRPS Tutorial by Ben Kaczer
Cite this work
Researchers should cite this work as follows:
Time
Location
EE 226, Purdue University, West Lafayette, IN