7nm Si FinFET Models with Symmetric and Asymmetric Underlap for Circuit Simulations

By Arun Goud Akkala¹; Sumeet Kumar Gupta¹; Sri Harsha Choday¹; Kaushik Roy¹

1. Purdue University

Download (GZ)

Licensed under Creative Commons BY-SA 3.0.

• About
• Citations
• Questions
• Reviews