Design of CMOS Circuits in the Nanometer Regime: Leakage Tolerance