VALint: the NEEDS Verilog-A Checker (BETA)

By Xufeng Wang1, Geoffrey Coram2, Colin McAndrew3

1. Purdue University 2. Analog Devices, Inc. 3. Freescale Semiconductor

Verilog-A lint and pretty printer created by NEEDS

Launch Tool

You must login before you can run this tool.

Version 1.0.0 - published on 31 Mar 2017

doi:10.4231/D3HX15S0V cite this

Open source: license | download

View All Supporting Documents



Published on


VALint is the NEEDS created, automatic Verilog-A code checker. Its purpose is to check the quality of the Verilog-A code and provide the author feedback if bad practices, common mistakes, pitfalls, or inefficiencies are found. 

This VALint is published as a standalone tool for the compact model community. It is also built-in as an integrated part of the NEEDS publishing platform. 

Cite this work

Researchers should cite this work as follows:

  • Xufeng Wang, Geoffrey Coram, Colin McAndrew (2017), "VALint: the NEEDS Verilog-A Checker (BETA)," (DOI: 10.4231/D3HX15S0V).

    BibTex | EndNote