## Inter-band Tunnel Transistors: Opportunities and Challenges

Suman Datta

Guest Professor, University of Notre Dame Professor, Pennsylvania State University



Purdue Seminar 2015

## Outline

- FinFETs and GAA NW FETs
- Promise of Inter-band Tunnel FETs
- Experiments
- Benchmarking
- Much remain to be done

#### Computation per kW-hr



#### **Voltage Scaling**



Constant field scaling worked before Recent years, voltage scaling has slowed down

#### Challenges





$$I_{on} = C_{gate} v_{eff} (V_{dd} - V_{th})$$
$$I_{off} = I_o 10^{-V_{th}/SS}$$

- increase veff
- reduce SS

### Si CMOS



3D Continuum model (modified drift-diffusion and quantum corrected density gradient approximation) captures Id-Vg

## Injection Velocity: 22nm Si CMOS



Injection velocity in the range of 4 to 6 x10<sup>6</sup> cm/s Carrier density in the range of 6 to 8 x10<sup>12</sup> /cm<sup>2</sup>

## g<sub>m</sub> vs. SS benchmarking



Q factor improves with higher In % and quantum confinement
 Q = 15 measured for In<sub>0.7</sub>Ga<sub>0.3</sub>As QW FinFET

[1] C Auth *et al*, VLSI 2012 (Intel) [2] M Radosavljevic *et al*, IEDM 2011 (Intel) [3] T W kim *et al*, IEDM 2013 (sematech) [4] S H Kim *et al*, IEDM 2013 [5] JJ Gu *et al*, IEDM 2012 [6] J Lin *et al*, IEDM 2012 [7] S W Chang *et al*, IEDM 2013 (TSMC)

# Multi-Nanowire GAA: Architectures



#### **Electron Density Comparison**



- Less electrostatic control at the wider bottom of FinFET
  - Better DIBL and SS in GAA than FinFET
- High electron density along the entire height of the FinFET
  - Higher ON current in FinFET than GAA
- Bottommost NW of 3-NW GAA contributes very less electrons due to the increased access resistance (SD doping profile slide 5)

## FinFETs vs GAA NWFETs

Normalization Scheme:  $1\mu m_{layout} = 10$  fins or Pillars



The Si FF with  $H_{FIN}$ =54nm shows about 17% higher  $I_{ON}$  than the equivalent 3 NW GAA device

#### Inter-band Tunnel FET: steep switching FET



 Promise of Tunnel FETs is based on subkT/q operation

#### Tunnel FET: steep switching MOSFET alternative



 ✓ High energy tail carrier distribution filtered during source to channel tunneling leading to Sub kT/q switching

#### P-channel TFET: State of Art



✓ SS<sub>MIN</sub> limited by High-K/channel interface trap density [D<sub>it</sub>]

✓ Si-channel based TFET have excellent interfaces [D<sub>it</sub><10<sup>12</sup>cm<sup>-2</sup>eV<sup>-1</sup>]

[1] A. Villalon et al., TED, Dec. 2013[3] D. Leonelli et al., JJAP, 2010

[2] L. Knoll et al., IEDM, 2013 [4] K. Jeon et al., VLSI, 2010

#### P-channel TFET: State of Art



[1] A. Villalon et al., TED, Dec. 2013[3] D. Leonelli et al., JJAP, 2010

[2] L. Knoll et al., IEDM, 2013 [4] K. Jeon et al., VLSI, 2010

#### N-channel TFET: State of Art



#### N and P-channel HTFET



✓ High quality abrupt hetero-junctions to maximize  $I_{ON}$  and  $I_{ON}/I_{OFF}$ 

#### **HTFET inverter: Energy Delay Promise**



✓ HTFET inverter shows energy efficient operation over CMOS at ultra low V<sub>DD</sub> application (in theory)

# **TFET Demonstration Challenges**



## **Vertical Tunnel FET**















#### **HTFET: Cross-section TEM**



Complimentary HTFET on common metamorphic buffer

#### **PTFET: Gate Stack Optimization**



✓ Highly reactive interface:
 -Ga dangling bonds, Sb-Sb bonds
 -Sb oxides and anti-site defects

\* Bijesh et al., Apex, 2013

#### **PTFET: Gate Stack Optimization**

#### HfO<sub>2</sub>/GaAs<sub>0.35</sub>Sb<sub>0.65</sub> Interface



#### ✓ In-Situ H₂ plasma treatment

- Removes Sb-oxides and passivates defect states
- ✓ Efficient native oxide removal at 150°C [CET=1.2 nm]
  - T<200°C suppresses Sb formation which degrades D<sub>it</sub>

#### **NTFET: Gate Stack Optimization**



Highly reactive interface:
 -Ga Dangling bonds, As-As bonds
 -As oxides and anti-site defects

#### **NTFET: Gate Stack Optimization**





✓ Ex-situ BOE clean and In-Situ N<sub>2</sub> plasma/TMA cyclic treatment\*

- Removes As-oxides and passivates defect states
- ✓ CET=1.1 nm with 9 plasma cycles
  - Plasma over-exposure can damage the surface

\* V. Chobpattana et al., APL, May 2014; Collaboration with UCSB

#### **Optimized Gate Stacks**



\* V. Chobpattana et al., APL, May 2014; Collaboration with UCSB

#### **P-channel HTFET**



Minimum switching slope =115mV/decade at room temp.

Fast IV measurements performed at NIST, MD

#### **N-channel HTFET**



✓ Minimum switching slope = 55mV/decade at room temp.

Fast IV measurements performed at NIST, MD

#### **Output Characteristics**



NDR present in all devices

 Tunneling as fundamental switching mechanism



#### **Components of Transport in TFET**



Reduced Dit (TAT), reduced body thickness (SRH) are necessary for demonstrating steep slope TFETs

#### Dit, Tbody (simulation)



Our current focus is to Dit and Tbody reduction for vertical Heterojunction TFETs

## **Devices to Circuits**



V. Saripalli, V. Narayanan, S. Datta IEEE/ACM Nanoarch 2011.

✓ Lookup Table based Verilog-A model of Heterojunction Tunnel FET;
 ✓ Collaborate with NSF funded NEEDS (Nano-Engineered Electronic Device Simulation Node)

## **Energy-Delay Comparison**



Tunnel FETs show better energy delay performance below 0.5V

## Hybrid Core Processor

Evaluated multi-core configurations



Run serial applications on CMOS cores in dark silicon setting Run parallel applications on TFET cores in dim silicon setting

## Tunnel FETs for beyond 5nm?

MOSFETS				<u> </u>			
ITRS Year	2018	2020	2022	ITRS Year	2018	2020	2022
M1 Half-Pitch	15	11.9	9.5	M1 Half-Pitch	15	11.9	9.5
Gate Length	13.1	10.8	8.9	Gate Length	13.1	10.8	8.9
EOT	0.78	0.70	0.63	EOT	0.78	0.78	0.78
t <sub>Multi-gate</sub>	8.7	7.1	5.7	t <sub>Multi-gate</sub>	3.0	2.4	1.9
				t <sub>Nanowire</sub>	4.7	3.8	3.0

 Body thickness requirement more stringent for Tunnel FETs at highly scaled technology nodes

## **2D TMD Tunnel FETs**

#### Atomically thin channels for scaled TFET operation







#### **Elastic strain effect on monolayer TMD**



R. K. Ghosh et al., IEEE J. Elec. Dev. Society 99 (2013)



R. K. Ghosh et al., IEEE J. Elec. Dev. Society 99 (2013)

## **TFET State of the ART**



 [1] H. Zhao et al, IEEE EDL, Dec. 2010
 [2] M. Noguchi et al., IEDM 2013 [3] B. Ganjipour et al., ACS Nano, Apr. 2012

 [4] D. Sarkar. et al., Nature Vol. 526, Oct. 2015
 [5] L. Knoll et al., IEEE EDL, June 2013
 [6] A. Villalon et al., VLSI 2012

 [7] R. Pandey et al., VLSI 2015

#### Take Home Message

- Promise of Tunnel FETs
  - Circuit level benefit for Vcc < 0.3V</li>
- Experiments
  - Heterojunction key to improving lon
  - Sidewall passivation key to lowering Dit
- Benchmarking
  - Steep slope with respectable lon still elusive till date
- Much remain to be done
  - Gate stack
  - Scaling of body thickness in vertical configuration