



### **BEOL Process Challenges**

**2015 IEDM Short Course #1 Emerging CMOS Technology at 5nm and beyond Sunday, December 6, 2015**

### **Takeshi Nogami**

IBM Research @ Albany Nano Tech Center IBM Corporation, NY, USA tnogami@us.ibm.com





### **Acknowledgements to IBM Alliance Team members**

**Terry Spooner Daniel Edelstein Larry Clevenger Benjamin Briggs Griselda Bonilla Eric G Liniger Son Nguyen James J Kelly Huai Huang Vamsi Paruchuri**

**IBM Research <sup>1</sup> GLOBALFOUNDRIES Inc.**

**\*currently GLOBALFOUNDRIES Inc. \*\*currently Micron Technology**

**\* \* Sevim Korkmaz Moosung Chae<sup>1</sup> Christopher Penny Juntao Li Wei Wang Paul S McLaughlin \* Christopher Parks \* Anita Madan Stephan Cohen Thomas Shaw Deepika Priyadarshini Hosadurga Shobha Raghuveer Patlolla Xunyuan Zhang<sup>4</sup> Donald Canaperi Theodorus Standaert Elbert Huang**

**2**



### **IEDM 2006 32nm BEOL Short Course - Bob Wisnieff / IBM**

### **Did not happen in 32 nm to 10 nm | Happened in 32 nm to 10 nm**

- **1. Cu resistance:**
	- **1. Minimize barrier thickness**
	- **2. Maximize Cu grain size**
- **2. Capacitance:**
	- **1. Spin-on dielectric, SiLK**
	- **2. SiLK Hybrid low-k process**
- **3. Carbon-Nanotube**
- **4. Superconducting materials**
- **5. Supercritical fluids for cleans and strip**
- **6. ECMP**

**3**

- **7. CVD Cu Seed**
- **8. Direct electroplating on Ru barrier**
- **9. Electroless plating / seed repair**

- **1. Porous PECVD-SiCOH (22 nm BEOL)**
- **2. Air gap**
- **3. Electroless deposition of CoWP**
- **4. ALD-TaN**

### **Not mentioned, but happened.**

- **1. CuMn alloy seed (32 nm and beyond)**
- **2. CVD-Co wetting layer**
- **3. Selective CVD-Co cap**

Reliability **RC** (Line R, Via R, C) (EM, SM, TDDB) **Defects, Yield** 

**Innovation to achieve these three simultaneously**

**Fundamentals that we need to understand**

- **1. Line Resistance**
- **2. Via Resistance**
- **3. Capacitance**
- **4. Electromigration**
- **5. TDDB**
- **6. Cu gap fill**
- **7. Barrier test**
- **8. RC Variation**

**Common approaches**

- **1. Stress-liner capped anneal for Line R**
- **2. Tall metal for Line R**
- **3. Self Forming Barrier for Line R**
- **4. Lower-k integration and air gap for C**
- **5. Selective Co cap for EM**
- **6. Cu alloys for EM**
- **7. CVD-Co, Ru for Cu gap fill**

**Innovative approaches**

- **1. Integrated solution with alternative barrier**
- **2. Co plug to reduce the aspect ratio of Cu**
- **3. Alternative conductors**
- **4. Alternative diffusion barriers**

**IBM Res** Common approaches vs. Innovative approaches **Understanding fundamentals of these three components**

### **Innovation to achieve these three simultaneously**

- **1. Common approaches**
- **2. Innovative approaches**



**3. Radical technologies (graphene etc.) Prof. Saraswat in the afternoon**



## **OUTLINE**

- **1. Technology Scaling and BEOL**
- **2. BEOL Challenges**
	- **Tradeoff's**
- **3. Potential Solutions**
	- **Fundamentals**
	- **Common Approaches**
	- **Innovative Approaches**
- **4. Summary**



### **BEOL has started to void FEOL scaling benefits**



### **Scaling factor of Interconnect is no longer** *k***, but n***k* **(n>1)**

**Interconnect RC started to dominate the delay. It started already from 10 nm CMOS.**



### **15+ year continuous BEOL innovations**



Time

### **BEOL has started to void FEOL scaling benefits**

IBM Research | Silicon Technology



### **Scaling factor of Interconnect is no longer** *k***, but n***k* **(n>1)**

**Interconnect RC started to dominate the delay. It started already from 10 nm CMOS.**

## **OUTLINE**

- **1. Technology Scaling and BEOL**
- **2. BEOL Challenges**
	- **Tradeoff's**
- **3. Potential Solutions**
	- **Fundamentals**
	- **Common Approaches**
	- **Innovative Approaches**
- **4. Summary**

### **Tradeoff between Line R vs. EM**



#### **Losing process window per scaling RC Reliability** (Line R, Via R, C (EM, SM, TDDB)  $\rightarrow$  limit to extend PVD TaN barrier  $\rightarrow$  need a new barrier system Scaling **Process Window Defects, Yield** Electromigration Lifetime Electromigration Lifetime Line Resistance Line Resistance **Cu Barrier Thickness Barrier Thickness** 1. Reduce Cu resistivity (grain size) **Barrier/Liner**2 Introduce a new thinner barrier material **IEDM 2015 T. Nogami et. al** 5 **Thicker TaN**  $V1 \rightarrow M2$ Thinner TaN **Reduce Line R Larger Cu Volume NTL → Thinner Barrier ← Poor EM**  $\mathbf{E}$ **Thinner TaN**  $-$ Line<sub>R</sub> **EM TTF**

2015 Dec. 6 © 2015 IBM Corporation

**10**



Low Via R → Thinner Barrier at Via Bottom ← Insufficient EM Blocking Boundary



Cu Dual Damascene BEOL requires a Wetting Layer in addition to Diffusion Barrier.

Barrier Layer + Wetting Layer occupies significant volume which reduces Cu volume ← High Line R





### **Common approaches and Innovative approaches for 5 nm BEOL**



**Innovation to achieve these three simultaneously**

### **Understanding fundamentals**

**Fundamentals that we need to understand**

- **1. Line Resistance**
- **2. Via Resistance**
- **3. Capacitance**
- **4. Electromigration**
- **5. TDDB**
- **6. Cu gap fill**
- **7. Barrier test**
- **8. RC Variation**

#### **1. Common approaches**

**Common approaches**

- **1. Stress-liner capped anneal for Line R**
- **2. Tall metal for Line R**
- **3. Self Forming Barrier for Line R**
- **4. Lower-k integration and air gap for C**
- **5. Selective Co cap for EM**
- **6. Cu alloys for EM**
- **7. CVD-Co, Ru for Cu gap fill**

### **2. Innovative approaches**

**Innovative approaches**

- **1. Integrated solution with alternative barrier**
- **2. Co plug to reduce the aspect ratio of Cu**
- **3. Alternative conductors**
- **4. Alternative diffusion barriers**

## OUTLINE





**4. Summary**

### **Fundamental-1 Line Resistance**



### **Cu line resistivity, resistance vs. Dimension**



**Cu resistivity is not just simply determined by Cu volume. IC spec is Cu line resistance, not resistivity. That means we need both an acceptable resistivity, and acceptable line area (e.g. aspect ratio at a given pitch).**

### **Line Resistance**

IBM Research | Silicon Technology

**Fundamental-1** 

**Surface scattering of MnSiO3/Cu interface** 



- (2) Grain boundary scattering is the second cause.
- (3) Larger Cu volume reduces the contribution of (1) and (2).



### **Impurity Scattering and Cu Alloy**

**Relative decrease in line R penalty in finer dimensions**



**T. Nogami et. al, IITC 2013 IBM**

- **1. CuMn alloy leads to <10% higher Cu line R, however,**
- **2. The penalty is reduced to <3% in 10 nm BEOL.**
- **3. Higher Mn % in finer dimensions with less R penalty.**



- **1. R(bottom material) and R(bottom interface) are dominant R components.**
- **2. Material design of the R(bottom material) is one of the keys to lower via R.**

### **Fundamental-2 Via Resistance**

### **Via Interface Material due to Wetting Layer**



- **1. CVD-Co, CVD-Ru on Ta(N) may create high R material at via bottom.**
- **2. Decomposition of precursors for Co and Ru may contaminate the interface.**

### Fundamental-3 **Capacitance**



### **Dielectric (LK, ULK) materials**



- **~ 150 different materials identified in the mid-90's (spin-on glasses, fluorinated silicate glass (FSG), diamond like carbon (DLC), organosilicate glass (OSG, SiCOH)).**
- **Delays observed with ULK implementation due to several integration challenges.**
- **PECVD SiCOH based materials are most prevalent today.**



### **Dielectric damage**



**Dielectric materials can be damaged by many steps in the process flow. Damage results in increased capacitance and susceptibility to yield and reliability failure.**



**The degree of damage decreases as the %C in the film increases. Selective CVD-Co pre-clean damage on top. PVD liner cause damage on Sidewall**

## **Dielectric Cap**



**The additional C impact of non-scaling cap thickness is that nextlevel trench bottoms get too close to the cap, and penetrate fringing fields (Via height becomes too small vs. cap thickness).**









### **Fundamental-4** Electromigration

![](_page_27_Picture_57.jpeg)

### **EM Void Nucleation Site and Fast Diffusion Path**

![](_page_27_Figure_3.jpeg)

### TDDB

![](_page_28_Picture_108.jpeg)

![](_page_28_Figure_3.jpeg)

**The major diffusion path is the low-k/cap-dielectric interface. TDDB is affected by spacing, low-k dielectric materials, CVD-Ru wetting layer, CMP process, Sel-Co cap, etc.**

![](_page_29_Figure_0.jpeg)

#### **Root-E model is overly conservative.**

![](_page_30_Picture_1.jpeg)

### **CMP issues of Co and Ru wetting layers**

![](_page_30_Figure_4.jpeg)

*T. Nogami IITC 2013 IBM*

### **Co CMP Divot Ru CMP Cu-recess**

![](_page_30_Picture_7.jpeg)

![](_page_30_Picture_8.jpeg)

- **1. Co liner is lost along the sidewall, being followed by Cu divot formation.**
- **2. Cu shows faster dissolution in the presence of Ru which results in Cu recess.**

![](_page_30_Picture_11.jpeg)

![](_page_31_Picture_1.jpeg)

### **CMP issues of Co and Ru wetting layers**

![](_page_31_Figure_4.jpeg)

*T. Nogami IITC 2013 IBM*

### **Co CMP Divot Ru CMP Cu-recess**

![](_page_31_Picture_7.jpeg)

![](_page_31_Picture_8.jpeg)

- **1. Co liner is lost along the sidewall, being followed by Cu divot formation.**
- **2. Cu shows faster dissolution in the presence of Ru which results in Cu recess.**

![](_page_31_Picture_11.jpeg)

![](_page_32_Picture_0.jpeg)

### Fundamental-6 **Cu Gap Fill**

![](_page_32_Picture_2.jpeg)

### **Post CMP Cu Fill Improvement with Cu Chemistry**

### **PVD TaN/Co/Cu**

![](_page_32_Picture_71.jpeg)

**4nm plated Cu on PVD Cu/Co (with 20nm Cu underlayer)**

![](_page_32_Picture_7.jpeg)

**4nm plated Cu on PVD Cu/Ta (with 20nm Cu underlayer)**

*J. Kelly et al., ECS 2013 IBM*

### **Fundamental-7** Diffusion Barrier Test

![](_page_33_Figure_2.jpeg)

### O<sub>2</sub> Barrier Test

![](_page_33_Figure_4.jpeg)

**Diffusion barrier needs to work as a diffusion barrier to oxygen, not just as a diffusion barrier to copper. Conventional PVD-TaN and alternative barrier metal candidates are examined in the O<sup>2</sup> barrier test.**

### O<sub>2</sub> Barrier Test

![](_page_33_Figure_7.jpeg)

#### **O<sub>2</sub> Barrier of Alternative Barriers** 0.030

![](_page_33_Figure_9.jpeg)

All alternative barriers showed imperfect O<sub>2</sub> Barrier.

*T. Nogami al., IITC 2014 IBM*

**Fundamental-7** Diffusion Barrier Test

### **Cu ion diffusion**

![](_page_34_Figure_3.jpeg)

**barrier performance in geometry close to actual**

*T. Nogami al., IITC 2014 IBM*

![](_page_34_Figure_6.jpeg)

**Intrinsic barrier performance**

*L. Zhao al., IITC 2011 Intel*

### **Fundamental-8** RC variation

![](_page_35_Picture_106.jpeg)

### **RC variation impact on circuit performance**

![](_page_35_Figure_3.jpeg)

![](_page_35_Figure_4.jpeg)

**C. Pan, A. Naeem et al, IITC, 2014, Intel**

**Interconnect variation comes from lithography, alignment, etching, polishing, and orientation**

![](_page_35_Figure_7.jpeg)

![](_page_36_Figure_1.jpeg)

### **RC variation by multiple patterning**

![](_page_36_Figure_3.jpeg)

### **Fundamental-8 RC variation**

![](_page_37_Figure_1.jpeg)

### **RC variation by multiple patterning**

**Illustration of line dimension (width, height) with multiple patterning (LEx)**

![](_page_37_Picture_4.jpeg)

![](_page_37_Figure_5.jpeg)

### **Fundamental-8 RC variation**

### Performance Improvement for BEOL Resistance Due to EUV

![](_page_38_Figure_2.jpeg)

*10NM wafers with single exposure EUV have tighter distribution than with multiple patterning.*

**Improved variability observed for line and via resistance compared to multiple patterning 193 approaches**

**38**

## **OUTLINE**

![](_page_39_Figure_1.jpeg)

- **2. BEOL Challenges**
	- **Tradeoff's**
- **3. Potential Solutions**
	- **Fundamentals**
	- **Common Approaches**
		- **1. Stress-liner capped anneal for Line R**
		- **2. Tall metal for Line R**
		- **3. Self Forming Barrier for Line R**
		- **4. Lower-k integration and air gap for C**
		- **5. Selective Co cap for EM**
		- **6. Cu alloys for EM**
		- **7. CVD-Co, Ru for Cu gap fill**

### **❖ Innovative Approaches**

**4. Summary**

### <sup>Ich-1</sup> esea Line Resistance

![](_page_40_Figure_1.jpeg)

### **Thermal stress control in Cu Interconnects**

![](_page_40_Figure_3.jpeg)

**TaN stress-liner on top of plated Cu enables higher temperature post-plating anneal to lead to larger grains and lower Cu resistivity.**

**Common Approach-1**

![](_page_41_Picture_0.jpeg)

### **Common Approach-2 Seart Line Resistance**

![](_page_41_Figure_2.jpeg)

### **Tall Metal (High Aspect Ratio Metal)**

![](_page_41_Figure_4.jpeg)

**Line Height 10.3% up RC dropped by 9.3%**

![](_page_41_Picture_6.jpeg)

**R decreases with metal height, while C does not increase as much because of fringing C contribution.**

- **1. Contribution of cap material is significant**
- **2. In other words, taller metal does not impact C proportionally and is advantageous for RC.**

![](_page_42_Picture_44.jpeg)

### **Conventional Self-Forming Barrier**

![](_page_42_Figure_3.jpeg)

## **Common Approach-2 Seart Line Resistance**

![](_page_43_Figure_2.jpeg)

![](_page_43_Figure_3.jpeg)

![](_page_43_Picture_4.jpeg)

Activity of B in A

![](_page_43_Picture_5.jpeg)

**However, CMP in SFB process causes voiding and delamination when it was integrated with ultra low-k.**

**T. Nogami et al., IEDM 2015 IBM**

![](_page_44_Figure_0.jpeg)

 **Tune ULK film composition and properties using chemistry, plasma conditions, and curing conditions.**

![](_page_45_Figure_0.jpeg)

- **Porefilling can reduce integrated k and improve device reliability by minimizing process damage to ULK and maintaining etch profile.**
- **Porefilling may enable lower k dielectric in future technology node.**

![](_page_46_Picture_0.jpeg)

 $(a)$ 

 $300<sub>nm</sub>$ 

Airgap

### **Common Approach-3** esea<br> **Capacitance**

**H-W Chen et al, IITC 2008 TSMC**

300 nm

 $(b)$ 

![](_page_46_Figure_2.jpeg)

### **Airgap enables further C reduction**

SWPL

![](_page_46_Picture_4.jpeg)

**D. Edelstein et al, AMC 2005, IBM**

**Significant capacitance reduction demonstrated with insertion of air gap.**

**Samsung 4 Gbit DDR3 SDRAM (26-nm)**

![](_page_46_Picture_8.jpeg)

**Intel/Micron 64-Gbit Planar Flash (20-nm)**

**Source: D. James, CSTIC 2014.**

![](_page_47_Figure_0.jpeg)

**Metal/Cu interface has less EM void nucleation and less Cu diffusion. Selective CVD-Co, CVD-Ru and Selective electro-less CoWP have been proposed or used in production.**

### **Electromigration**

**Common Approach-4**

![](_page_48_Figure_1.jpeg)

### **Trench Sidewall O<sup>2</sup> Barrier Performance**

![](_page_48_Figure_3.jpeg)

![](_page_49_Figure_0.jpeg)

### **Ch-4** esea Electromigration

![](_page_49_Figure_2.jpeg)

### **Cu Alloys (Mn, Al)**

![](_page_49_Figure_4.jpeg)

**Common Approach-5** esea

### <sup>ch-5</sup> esearch **Cu Gap Fill**

![](_page_50_Picture_2.jpeg)

### **CVD-Co wetting layer**

#### **Gap Fill and EM Improvement in 22nm in k=2.4 SiCOH with CVD-Co**

![](_page_50_Figure_5.jpeg)

![](_page_51_Figure_0.jpeg)

1 / Cu Area (a.u.)

R-H Kim al., IITC 2015 Samsung

### **OUTLINE**

- **1. Technology Scaling and BEOL**
- **2. BEOL Challenges**
	- **Tradeoff's**
- **3. Potential Solutions**
	- **Fundamentals**
	- **Common Approaches**
	- **Innovative Approaches**
		- **1. Integrated solution with alternative barrier**
		- **2. Co plug formation to reduce the aspect ratio of Cu**
		- **3. Alternative conductors**
		- **4. Alternative diffusion barriers**

### **4. Summary**

### **Innovative approach-1 Integrated Solution**

![](_page_53_Figure_2.jpeg)

#### **Reduced RC with EM reliability and Cu gap fill simultaneouly**

![](_page_53_Figure_4.jpeg)

### Innovative approach-2 **Cu Gap Fill / EM / Via R**

![](_page_54_Figure_2.jpeg)

### **Cobalt Bottom-Up Contact and Via Prefill**

![](_page_54_Picture_4.jpeg)

![](_page_54_Figure_6.jpeg)

![](_page_54_Picture_7.jpeg)

![](_page_54_Picture_8.jpeg)

(a) starting structure

(b) Selective Co growth

(c) Conventional platir

![](_page_54_Picture_12.jpeg)

Fig.8a Cross-sectional SEM view of Co fill of via arrays.

![](_page_54_Picture_14.jpeg)

Fig.8b Zoomed Cross-sectional SEM view of Co fill of vias

### **Innovative approach-3** Alternative conductors to Cu

![](_page_55_Picture_98.jpeg)

### **W interconnect**

![](_page_55_Figure_4.jpeg)

![](_page_55_Figure_5.jpeg)

#### **F. Liu, IEEE IITC 2014, IBM**

### **Co interconnect**

![](_page_55_Picture_8.jpeg)

![](_page_55_Picture_9.jpeg)

![](_page_56_Figure_0.jpeg)

![](_page_57_Figure_0.jpeg)

### **Innovative approach-4 Alternative Barrier**

![](_page_58_Figure_2.jpeg)

### **Cu diffusion barrier: graphene**

**Ling Li, et. Al., VLSI Symposium 2015, Stanford Univ., Univ. of Wisconsin**

![](_page_58_Figure_5.jpeg)

### **3 Å single-layer graphene (SLG) gives 3.3X longer TDDB MTTF than 2 nm TaN**

**R. Mehta et al., Nano Lett., 2015 Purdue Univ.**

![](_page_58_Figure_8.jpeg)

**strong enhancement of electrical and thermal conductivity**

> **Low-temperature deposition of graphene around Cu**

## **OUTLINE**

- **1. Technology Scaling and BEOL**
- **2. BEOL Challenges**
	- **Tradeoff's**
- **3. Potential Solutions**
	- **Fundamentals**
	- **Conservative Approaches**
	- **Innovative Approaches**
- **4. Summary**

![](_page_60_Picture_1.jpeg)

### **Summary**

- **1. 5 nm BEOL spec's are likely to be achievable with a Cu process by introducing innovative technology and by common process improvements.**
- **2. Three tradeoff's of RC, Reliability and Defectivity need to be balanced and resolved by innovation and improvement.**
- **3. Some alternate conductors have 2x line R, but have other potential benefits such as EM and become competitive to Cu.**

![](_page_61_Picture_1.jpeg)

## **Acknowledgement**

**This work was performed by the Research and Development Alliance Teams at various IBM Research and Development Facilities.**

**The presenter thanks to all coworkers of IBM and IBM Alliance for their cooperation.**

![](_page_62_Picture_1.jpeg)

# **Back up**

#### IBM Research | Silicon Technology

![](_page_63_Picture_1.jpeg)

### Scaling Challenges for On-Chip Cu/Low-k Multilevel Wiring (BEOL)

**Scaling has always gone against wiring performance and reliability. The problems are not new, but grow more acute the deeper we go into the nanoscale.**

![](_page_63_Figure_4.jpeg)

D. Edelstein. IITC 2012

### Innovations for Low-k Insulator Performance and Reliability

![](_page_64_Figure_3.jpeg)

### **BEOL has started to void FEOL scaling benefits**

IBM Research | Silicon Technology

![](_page_65_Figure_1.jpeg)

### **Scaling factor of Interconnect is no longer** *k***, but n***k* **(n>1)**

**Interconnect RC started to dominate the delay. It started already from 10 nm CMOS.**

![](_page_66_Picture_1.jpeg)

### **Critical elements in 7nm and 5nm BEOL**

![](_page_66_Figure_3.jpeg)

![](_page_67_Figure_1.jpeg)

### **Tradeoff's among RC, Reliability and Cu Gap Fill**

![](_page_67_Figure_3.jpeg)

**We need to reduce the line R, via R, and capacitance. At the same time, reliability (EM, TDDB) needs to be maintained. Before these, defect-free Cu gap fill is a prerequisite.**

#### **Common Approach-3**

### <sup>ch-3</sup> esea Interconnect dielectrics

![](_page_68_Picture_2.jpeg)

![](_page_68_Picture_113.jpeg)

**Dielectrics and selected roperties** 

© 2015 IBM Corporation

![](_page_68_Figure_5.jpeg)

**S. Nguyen et.al., MRS 12015 IBM**

### **Dielectrics implemented by IBM and Alliance partners**

**A. Grill et.al., Appl.Phys.Rev., 12014 IBM**