
Nanometer Scale Patterning and Processing Spring 2016

Lecture 8 Optical Lithography – Alignment



Degrees of freedom in alignment





Misalignment

- Registration: x, y, θ (yaw)
- Pitch and Roll: Mask and wafer are not perfectly placed in parallel
- Gaps are important for proximity printing using a point source (X-ray lithography)
 Magnification error (or run-in and run-out)
- For steppers:
 - Global registration
 - Site-by-site registration
- Total misalignment $T = \begin{bmatrix} T \\ T \end{bmatrix}$

$$\Gamma = \left[\sum T_i^2\right]^{1/2}$$



Run-in and Run-out

$\mathbf{A}_{2} \quad \mathbf{A}_{2} \quad \mathbf{A}_{2} \quad \mathbf{A}_{12} \quad \mathbf{A}_{1$

Misalignment

Runout


- Mask expansion
 - Fused silica thermal expansion coefficient: 5×10⁻⁷°C⁻¹
 - < 20 nm over 8 inch $\rightarrow \Delta T$ < 0.15 °C
 - Large amount of optical energy transmitted through masks
- Magnification Error in X-ray lithography systems



Alignment in Contact Optical Lithography

Front Side


Back Side






Detection of alignment marks

Low contrast




High contrast



- Algorithm looks for symmetry and calculates the center of the mark
- Alignment mark quality is the X-factor in lithography systems!
- ECE 695 Nanometer Scale Patterning and Processing



Alignment in Projection Optical Lithography






Lithography Throughput

$$T = \frac{1}{O + n \cdot [E + M + S + A + F]}$$

- *n*: number of die per wafer
- *E*: exposure time
- *M*: stage movement time per exposure
- S: stage settling time
- A: site-by-site alignment time (if used)
- *F*: auto-focus time (if used)
- O: overhead associated with loading/unloading, pre-alignment, moving the stage or wafer under the column and performing the global alignment




Dual Stages or "TwinScan"



• Eliminates A, F, O



Integrated Metrology and Calibration






Increased Lithography Requirements

Resolution, CD uniformity & overlay drive shrink


Layout 6 transistor SRAM Cell

Design Rule & Cell Area [µm²]

Node	Aggressive	Typical	Relaxed
130 nm	2.00	2.50	3.00
90 nm	1.00	1.25	1.50
65 nm	0.45	0.55	0.80
45 nm	0.20	0.27	0.34
32 nm	0.10	0.13	0.19




cell area 0.24 µm2 metal pitch 130nm ArF immersion






Shrink drives overlay requirements










Resolution and Alignment Requirements



- Requirements are application specific
- Six-standard-deviation: 6σ
- Line width variation: $6\sigma < 10\%$ Minimum Line width (ML)
- Misalignment: $6\sigma \sim 1/3$ ML
 - Recently this requirement has been relaxed because registration at few nm is challenging
 - ECE 695 Nanometer Scale Patterning and Processing

