Modeling and Analysis of VLSI Interconnects