Ardent L. Bement Jr. Distinguished Lecture
Fowler Hall, 10/29/2018

PURDUE UNIVERSITY

Moore's Law Extension and Beyond

Peide (Peter) Ye

School of Electrical and Computer Engineering and

Birck Nanotechnology Center, Purdue University, West Lafayette, USA

Acknowledgement

Prof. M.S. Lundstrom
Purdue University

Prof. M.A. Alam
Purdue University

Prof. A. Shakouri
Purdue University

Prof. V. Balakrishnan
Purdue University

Prof. J.C.M. Hwang
Lehigh University

Mr. Yiran Wang
Suzhou High School

Prof. Dieter Weiss
Regensburg University

Prof. K. von Klitzing
Max-Planck-Institute

Prof. Daniel C. Tsui
Princeton University

Dr. Kwok Ng
Bell Labs/Lucent/Agere

Acknowledgement

Purdue University: Dennis Lin (IMEC), J.J. Gu (Intel), Y.Q. Wu (IBM), Y. Xuan, J.Y. Zhang (IBM), L. Dong (AMAT), Heng Wu (IBM), M. Si, M. Xu (AMAT), R.S. Wang (PKU), X.F. Li (HUST), Han Liu (Intel), A.T. Neal (AFRL), Y. Deng (IBM), T. Shen (NIST), L.M. Yang (Intel), Y. Du (GF), H. Zhou (UCB), Hagyoul Bae, Nathan Conrad, Sami Al-ghamdi, G. Qiu, Adam Charnas, Wonil Chung, Jinhyun Noh, J.K. Qin, Xiao Lyo, P.-Y. Liao, D. Zheng, C. Niu, Peter Bermel, Ali Shakouri, D. Zemlyanov, Wenzhuo Wu, Haiyan Wang, Xianfan Xu, M.A. Alam, M.S. Lundstrom, and many others

SRC FCRP: D.A. Antoniadis (MIT), R.M. Wallace (UTD), A. Kummel (UCSD), S. Oktyabrsky (SUNY Albany), J. del Alamo (MIT)

SRC JUMP ASCENT Center: S. Datta (ND), D. Schlom (Cornell), S. Salahuddin (UCB), K.J. Cho (UTD)

IQE: W.K. Liu, J.M. Fastenau, D. Lubyshev
ASM: G.D. Wilk
SRC: K.K. Ng
NTU: M. Hong and J. Kwo
Yale University: T.P. Ma
Harvard University: Y.Q. Liu (GF), X.W. Wang (PKU), R.G. Gordon
Lehigh University: J.C.M. Hwang
Fudan: M.F. Li and D.M. Huang
U. Padova: N. Wrachien, E. Zanoni, G. Meneghesso
SEMATECH: K. Majumdar, C. Hobbs
TSMC: W. Tsai, Y.M. Li, Lance Li

Outline

- **Introduction of Moore's Law in Microelectronics**
- **Materials Innovation**

  III-V Metal-oxide-semiconductor Field-effect transistors (MOSFETS)
- **Structure Engineering**

  Ge 3D Gate-all-around Field-effect Transistors (GAAFETs)
- **Device Architecture Exploration**

  2D Negative Capacitance Field-effect Transistors (NCFETs)
- **Conclusion and Outlook**

History of Computation



SOURCE: RAY KURZWEIL, "THE SINGULARITY IS NEAR: WHEN HUMANS TRANSCEND BIOLOGY", P.67, *THE VIKING PRESS*, 2006. DATAPOINTS BETWEEN 2000 AND 2012 REPRESENT BCA ESTIMATES.

Moore’s Law in Microelectronics

Moore’s Law – The number of transistors on integrated circuit chips (1971-2016)

Our World in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are strongly linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count)
The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

Power, Power, Power !

2003	2005	2007	2009	2011
90 nm	65 nm	45 nm	32 nm	22 nm
				
Invented SiGe Strained Silicon	2nd Gen. SiGe Strained Silicon	Invented Gate-Last High-k Metal Gate	2nd Gen. Gate-Last High-k Metal Gate	First to Implement Tri-Gate

Strained Silicon

High-k Metal Gate

Tri-Gate

Research on Moore's Law Extension

	Materials	Structure	Architecture (TFET, NCFET)
III-V	★	★	★
Ge	★	★	★
2D (TMDs, BP, Te)	★	★	★



Materials
Structure
Architecture

Why III-V MOSFET for Logic Applications





Power ~ V_{DD}^2

Oxide layer formation on GaAs

Native Oxides

(1) Thermal oxidation of GaAs
(2) Wet oxidation of GaAs
(3) Plasma oxidation of GaAs
(4) Laser-assisted oxidation of GaAs
(5) Vacuum ultraviolet photochemical oxidation of GaAs

Deposited Oxides

(6) CVD deposited oxide films on GaAs
(7) Si/Ge interficial layer + oxide films
(8) MBE deposited oxide films on GaAs (Ga_2O_3-Gd_2O_3)
(9) Atomic Layer Deposition (ALD) grown oxide films on III-V semiconductors

1979 Takashi Mimura at Fujitsu Laboratories in Japan invents HEMT

1979 W.E. Spicer experimentally confirms “oxide”/GaAs(110) Fermi-level pinning; All agencies in DoD/USA stop funding III-V MOSFET research. (T.P. Ma SISC 2009 talk)

III-V MOSFET research is still going at small scale in the end of 80s and 90s

A Dream for more than Four Decades

Ex-situ ALD high-k on III-V substrates

2002 Ye, Wilk and others started to study ALD Al_2O_3 and HfO_2 process on III-V



ALD self-cleaning effect 2 ASM ALD Systems at Purdue

Many works at Intel, IBM, SEMATECH, IMEC, AIST, Purdue, U. Tokyo, Stanford, MIT, UCB, UCSB, UCSD, NUS, UT Austin, UT Dallas, NTHU, many other universities

ALD Al_2O_3 Process with TMA and H_2O



Peide D. Ye, IEEE Spectrum Sept. 2008

Highest I_D in GaAs MOSFET enabled by ALD







I_{on}>350 mA/mm; SS<100 mV/dec.
L. Dong et al. IEEE EDL April 2013

First GaAs CMOS Inverter









L. Dong et al. VLSI 2014

First GaAs CMOS based circuitry









First GaAs CMOS 5-Stage Ring-Oscillator





L. Dong et al. VLSI 2014

Research on Moore's Law Extension

	Materials	Structure	Architecture (TFET, NCFET)
III-V	★	★	★
Ge	★	★	★
2D (TMDs, BP, Te)	★	★	★



Materials

Structure

Architecture

3D Transistors improve electrostatic control of the channel





The First Transistor is on Ge (made at Purdue)

31	32	33
Ga	Ge	As
Gallium	Germanium	Arsenic
69.732	72.61	74.922



The first point contact transistor invented by Bardeen and Brattain at Bell Labs in 1947

Karl Lark-Horovitz (1892-1958) was hired by Purdue since 1928

Advanced Gate Structures (Gate-all-around)

- **Ge Nanowire CMOS SEMs**









- Ge Nanowire CMOS Devices demonstrated
- T_{ch}= 10 nm, smallest W_{NW} = 10 nm, and L_{ch} = 40 nm

Heng Wu et al. IEDM 2015

First Ge CMOS Circuits with 3D Structures

FinFET CMOS Under SEM









- Recessed fin can be clearly observed
- Dry etching with high aspect ratio of 18:1and W_{Fin} of 10nm
- First FinFET CMOS on Ge demonstrated

Advanced Gate Structures

- Short Channel Effect Immunity



❑ SS is reduced down to around 80 mV/dec in nanowire devices with small EOT

Research on Moore's Law Extension

	Materials	Structure	Architecture (TFET, NCFET)
III-V	★	★	★
Ge	★	★	★
2D (TMDs, BP, Te)	★	★	★



Materials
Structure
Architecture

Steep-slope Switches for Low-power Applications







$$SS = \frac{2.3k_BT}{q}\left(1 + \frac{C_s}{-|C_{FE}|}\right) < \frac{2.3k_BT}{q}$$

- NC-FETs can achieve steep-slope switching without on-state degradation.

S. Salahuddin and S. Datta, Nano Lett., 2008

Steep-slope 2D NC-FETs



MoS_2 : 1.3-1.8 eV bandgap
atomically thin body



Graphene (Nobel Prize 2010)



MoS_2 and other TMDs



BP/Phosphorene



Tellurium/Selenium









M. Si *et al.*, Nature Nanotech. , 2017
M. Si *et al.*, IEDM, 2017
F. A. McGuire *et al.*, Nano Lett., 2017
A. Nourbakhsh *et al.*, Nanoscale, 2017

Steep-slope MoS_2 NC-FETs with HZO as Gate Dielectric: DC Electrical Characterization





- Essentially hysteresis-free (~12 mV at I_D=1 nA/μm)
- Sub-60 mV/dec subthreshold slope at room temperature

(1) Bi-directionally SS < 60 mV/dec; (2) Hysteresis-free;

Negative DIBL and Negative Differential Resistance







- Negative DIBL and negative differential drain resistance observed as the result of drain negative capacitance coupling.

H. Ota *et al.*, IEDM 2016

(3) Negative DIBL; (4) Negative Differential Drain Resistance at Low Current;

Conclusions

- **Purdue University is always a front-runner and power-house for semiconductor materials and device research.**
- **Moore's Law in microelectronics is slowing down, but will be continuing. Innovative research for new types of switches are strongly demanded. Purdue has three new centers on that front in 2018.**
- **Academia can contribute significantly on this research front. Hopefully some of our research can have significant impacts on science, industry and even human society.**







There are many rooms in-between



Earth rotates right-handedly around the Sun

Earth rotates right-handed

Most of DNA are right-handed

Chirality is extremely important
In chemical molecules (sugar)



Controllable synthesis of
helical elemental tellurium



Non-conservation of parity
Nobel Prize in Physics 1957

I seem to have been only like a boy playing on the seashore, and diverting myself now and then in finding a smoother pebble or prettier shell than ordinary, while the great ocean of truth lay all undiscovered before me. -Isaac Newton