

Self-Heating and Scaling of Silicon Nano-Transistors

Eric Pop


Advisors: Profs. Kenneth Goodson and Robert Dutton

Stanford University




Summary


- ❖ **Self-heating in bulk and strained silicon**
- ❖ **Monte Carlo code (MONET):**
 - Implementation → electron and phonon model
 - Validation → vs. data and commercial codes
 - Results → heat generation details
- ❖ **Thermal scaling limits of nano-transistors**
 - Compact model for thin-body devices
 - Electro-thermal design guidelines
 - Device geometry optimization



Why is Heat Bad for Electronics?




CPU Power Density $\sim 100 \text{ W/cm}^2$



http://phys.ncku.edu.tw/~htsu/humor/fry_egg.html

... and for End Users



ASUSTeK cooling solution (!)

The industry now calls them
“portables” not “laptops”

BBC NEWS WORLD EDITION

You are in: Health

News Front Page Friday, 22 November, 2002, 12:55 GMT

Burned groin blamed on laptop

Africa Americas Asia-Pacific Europe Middle East South Asia UK Business Entertainment Science/Nature Technology Health Medical notes

Talking Point

Country Profiles In Depth

Programmes

BBC SPORT BBC WEATHER SERVICES Daily E-mail News Ticker Mobile/PDAs

Hot stuff: Could laptopping be a painful business?

A Swedish scientist who rested his laptop computer on his lap for just an hour needed medical treatment for extensive blistering.

A concerned doctor wrote to The Lancet medical journal after encountering the distressed patient.

He is warning the public of the potential dangers of using a laptop "in the literal sense".


The 50-year-old father-of-two used the laptop machine, of unknown origin, to write a report while sitting in an armchair.

Dr Claes-Goran Ostenson, from Sweden's Karolinska Institute, told the journal: "He had placed his laptop computer on his lap while writing for about one hour."


"The next day he noticed irritation."

A small image showing a man in a suit holding a laptop and a book, possibly illustrating the story about the scientist's experience.


Thermal Management Methods



System Level
→ Active Microchannel Cooling (Cooligy)






Circuit + Software Level
→ active power management
(turn parts of circuit on/off)






Transistor Level ?
→ electro-thermal device design

Transistor Thermal Challenges




Material	k_{th} (W/mK)
Si	148
Ge	60
Silicides	40
Si (10 nm)	13
SiO_2	1.4

Details of Joule Heating in Silicon



Methods to Compute Heat Generation

- ❖ Drift-diffusion: $Q''' = \vec{J} \cdot \vec{E}$
 - Does not capture non-local transport
- ❖ Hydrodynamic: $Q''' = \frac{3k_B}{2} \frac{T_e - T_L}{t_{e-p}} n$
 - Needs some average scatt. time
 - (Both) no info about generated phonons
- ❖ Monte Carlo:
 - Pros: Great for non-local transport
 - Complete info about generated phonons:
 - Cons: slow (but there are some short-cuts)




$$Q''' = \frac{1}{t} \frac{d}{dV} \sum (\hbar \mathbf{w}_{gen} - \hbar \mathbf{w}_{abs})$$

Heat Generation with **MONET**



- Electrons treated as semi-classical particles, not as “fluid”
- Drift (free flight), scatter and select new state
- Must run long enough to gather useful statistics
- Main ingredients:
 - Electron energy band model
 - Phonon dispersion model
 - Device simulation:
 - ➔ Impurity scattering, Poisson equation, boundary conditions
 - ➔ Import grid from Medici (commercial drift-diffusion simulator)



Where the Present Work Fits In




Electron Energy Band Model



- ❖ Analytic “non-parabolic” band approximation ($a = 0.5 \text{ eV}^{-1}$)
- ❖ Good choice for $V_{dd} \leq 1.1 \text{ V}$
 - No impact ionization
 - No X-L valley scattering
 - Fast and reasonable for future technologies

$$E(1+aE) = \frac{\hbar^2}{2} \left(\frac{k_x^2}{m_x} + \frac{k_y^2}{m_y} + \frac{k_z^2}{m_z} \right)$$

Phonon Dispersion Model



- ❖ **Quadratic approximation**

$$w(q) = w_o + v_s q + cq^2$$

- ❖ **Isotropic assumption**



- ❖ **Included for**

- intra-valley scattering rate
- inter-valley scattering rate
- selection of final state

- ❖ **Easy to invert $q = f(w)$**

- ❖ **MONET: first analytic-band Monte Carlo code to distinguish between *ALL* phonon dispersion branches**
- ❖ **Easy to extend to other materials, strain, confinement**

Electron-Phonon Scattering



- **Intra-valley scattering** → acoustic, $E < 50$ meV (Normal)
- **Inter-valley scattering** → 3x f- and 3x g-type phonons (Umklapp)
- **Phonon (\mathbf{q}, ω)** given by geometrical selection rules and dispersion

Scattering (Deformation) Potentials

E. Pop et al, J. Appl. Phys. 2004

$$\Gamma_{scat} \sim D_p^2 \left(N_q + \frac{1}{2} \mp \frac{1}{2} \right) g(E \pm \hbar \omega_q)$$

Intra-valley

$$\begin{aligned}\Xi_{LA} &= \Xi_d + \Xi_u \cos^2 q \\ \Xi_{TA} &= \Xi_u \sin q \cos q\end{aligned}$$

Herring
& Vogt, 1956

$$\begin{aligned}\Xi_d &\sim 1 \text{ eV} \\ \Xi_u &\sim 8 - 10 \text{ eV}\end{aligned}$$

Yoder, 1993
Fischetti &
Laux, 1996

This work

$$\begin{aligned}D_{TA} &= \sqrt{\langle \Xi_{TA}^2 \rangle_q} = \frac{\sqrt{p}}{4} \Xi_u && \text{(isotropic, average over } q\text{)} \\ D_{LA} &= \sqrt{\langle \Xi_{LA}^2 \rangle_q} = \left[\frac{p}{2} \left(\Xi_d^2 + \Xi_d \Xi_u + \frac{3}{8} \Xi_u^2 \right) \right]^{1/2}\end{aligned}$$

Average values: $D_{LA} = 6.4 \text{ eV}$, $D_{TA} = 3.1 \text{ eV}$
(Empirical $X_u = 6.8 \text{ eV}$, $X_d = 1 \text{ eV}$)

Inter-valley



Phonon type	Energy (meV)	Old model* (x 10 ⁸ eV/cm)	This work
f-TA	19	0.3	0.5
f-LA	51	2	3.5**
f-TO	57	2	1.5
g-TA	10	0.5	0.3
g-LA	19	0.8	1.5**
g-LO	63	11	6**

* old model = Jacoboni 1983

** consistent with recent ab initio calculations
(Kunikiyo, Hamaguchi et al)

Validation with Bulk Si Transport Data




E. Pop et al, J. Appl. Phys. 2004



- 🎲 Experimental data from [1] Canali '75, [2] Green '90
- 🎲 Velocity-field agreement over 77 – 430 K range
- 🎲 Mobility-temperature agreement over 45 – 600 K range


Transport in Strained Si on $\text{Si}_{1-x}\text{Ge}_x$

E. Pop et al, J. Appl. Phys. 2004



Computed Phonon Generation



E. Pop et al, SISPAD 2003, Appl. Phys. Lett. 2004



- ▣ Complete spectral information on phonon generation rates
- ▣ Note: effect of scattering selection rules (less f-scat in strained Si)
- ▣ Note: same heat generation at high-field in Si and strained Si



Evolution of Generated Phonons

S. Sinha, E. Pop et al, IMECE 2004 + Thesis work of Sanjiv Sinha




- Localized temperature near nanoscale heat generation region
- Mean free path (MFP) of emitted phonons \ll MFP of thermal phonons
- Phonon relaxation rates depend on peak generation rate in device

1-D: “N-i-N” Device (Setup)




1-D: “N-i-N” Device (Results)



- MONET vs. Medici (commercial code):
 - “Long” (500 nm) device: same current, potential, nearly identical
 - Importance of non-local transport in short devices
 - MONET gives heat gen. rate *location* and *make-up* (optical, acoustic)

2-D: Thin Body SOI ($L_g = 18 \text{ nm}$)



Engineer to ITRS Specs:

$L_g=18 \text{ nm}$, $t_{SI}=4.5 \text{ nm}$, $t_{OX}=1 \text{ nm}$


$N_{SD}=1\text{e}20 \text{ cm}^{-3}$, $N_{CH}=1\text{e}15 \text{ cm}^{-3}$

$I_{ON}=1000 \text{ mA/mm}$, $I_{OFF}=1 \text{ mA/mm}$


$F_{GATE}=4.53 \text{ eV (Mo)}$, $V_{DD}=0.8 \text{ V}$

if $W/L = 4$ then $N_{elec} \sim 2500$ total!


MONET
(no Poisson)





URL: <http://nanoheat.stanford.edu>
<http://nanohub.org> (soon)




What About Device Design?



Monte Carlo
Analysis




Thermal
Conductivity




Design and
Scaling


Evolution of Transistor Designs



Bulk FET




(Strained) Si/Ge-O-I



FinFET

(2004)



$L_g = 45 \text{ nm}$

25 nm


10 nm

(2020)



- ❖ Bulk FET: “workhorse” of semiconductor industry
- ❖ Strained Si or Ge channel: mobility improvement
- ❖ Thin Body on Insulator (SOI, GOI) and FinFET: less parasitics and better channel control, *poor thermal properties*


**...transistor evolution, from a
thermal perspective, is not going
so well.**




Somewhere, something went terribly wrong.

Ultra-Thin Body Transistor

E. Pop et al, IEDM 2003, IEDM 2004



Intel DST/SOI Transistor (IEDM 2001)



Scaling:

$$L_{ex} \sim L_g/2$$

$$L_{sd} \sim L_g$$

$$t_{si} \sim L_g/4$$

$$t_{sd} \sim 2t_{si}$$


$$W \sim 3L_g$$

$$A_{co} \sim 2L_g \times L_g$$

I_{on} , V_{dd} , t_{ox} from
ITRS guidelines.
Metal gate sets V_t

FinFET: $t_{si} \sim L_g/2$, $h_{fin} \sim 4t_{si}$

Thin Film Thermal Conductivity





$$k = \frac{1}{3} Cv \Lambda$$

$$\Lambda^{-1} \cong \Lambda_{bulk}^{-1} + t_{si}^{-1} + \Lambda_{imp}^{-1}$$

$$k_{bulk} = 148 \text{ W/m}\cdot\text{K} \quad (\text{Si})$$

- ❖ Phonon boundary and impurity scattering
 - strong decrease of thermal conductivity (k)
- ❖ Thin Si: 20 nm → 22 W/m·K (expt), 10 nm → 13 W/m·K (theory)
- ❖ Assume $t_{si} \sim L_g/4$ for fully depleted thin-body SOI devices

Metal-Ox-Si Thermal Resistance



$$R_{ox} = t_{ox} / (k_{ox} A) + R_i / A$$



$$R_i \sim 2 \times 10^{-8} \text{ m}^2\text{K/W}$$

$\sim 20 \text{ nm oxide}$

Where does MOS boundary thermal resistance come from?

- Phonon dispersion mismatch between materials
- Phonon (dielectric) → electron (metal) heat carrier conversion at boundary
- Small (metal) grains or atomic roughness at boundary

Contact and Via Thermal Resistance





- 🎲 Significant for small contact area
- 🎲 Wafers (Kelvin probes) from T.I.
- 🎲 Electrical resistance thermometry
- 🎲 I-V measurements at various T:

$$T \rightarrow R_{el}(T), \text{ then } R_{el}(P=IV) \rightarrow T(P) \rightarrow R_{th}$$

Lumped Thermal Resistance
 $R_{th} \sim 1.1 \times 10^5 \text{ K/W}$
(from via to thermal ground)


Self-Consistent Electro-Thermal Model



$$C_{ex} = 2be_{sw} \ln(1 + L_{ex}/t_{ox})/p$$

$$R_{xd} = R_{ex} \pm R_Q + R_{sd} + R_{co}$$

(R_Q due to heat source position)





$$I \sim m \times (V_{dd} - V_t)^n$$

-0.7 mV/K

$$T^{-1.4}$$


Temperature Rise along ITRS

E. Pop et al, IEDM 2003




- 🎲 Jenkins '04: exp. observed $\Delta T = 100 \text{ } ^\circ\text{C}$ (DC) in 100 nm SOI
- 🎲 Plot source-side DT with S/D height (t_{SD}) as parameter
- 🎲 Raised Source/Drain (S/D) adopted to reduce electrical R_{series}
- 🎲 Extra thickness (t_{SD}) also reduces S/D **thermal** resistance → lower device T (with fixed $L_{\text{ex}} \sim L_g/2$)

SOI Comparison with FinFET



SOI: $t_{si} \sim L_g/4$
vs.

FinFET: $t_{fin} \sim L_g/2$





FinFET vs. SOI, thermally speaking:

- Fin height assumed $\sim L_g \rightarrow k_{th}^- \rightarrow T^-$
- 2x thicker body $\rightarrow k_{th}^- \rightarrow T^-$
- 2x oxide area $\rightarrow R_{ox}/2 \rightarrow T^-$

} FinFET overall T^-


SOI Comparison with G(ermanium)-O-I

E. Pop, C.O. Chui et al, IEDM 2004



- ▣ Thin film $k_{\text{Ge}} < k_{\text{Si}}$ but not as badly as in bulk (60 vs. 148 W/m·K)
- ▣ Ge has 2x mobility advantage, 40% lower V_{dd} , lower power
- ▣ GOI devices \rightarrow assume $t_{\text{Ge}} = 3/4 t_{\text{Si}}$ where $t_{\text{Si}} = L_g/4$
- ▣ T about same, Ge retains mobility + current advantage




Extension and Raised Drain Design



- ❖ Choose channel extension length L_{ex} and S/D thickness t_{SD}
- ❖ Ideally want (*thermally*) → short L_{ex} and raised t_{SD}
- ❖ But... must also consider gate-drain capacitance, dopant diffusion, spacer control, silicide thickness


Intrinsic Gate Delay Optimization

E. Pop et al, IEDM 2004



- Delay not lower for $S/D > 3-4 \times t_{film}$
- Optimal extension length $\sim L_g/2$
- Optimized GOI devices 30% faster than optimized SOI


Role of Contact Resistance and Power



- Device contacts can be used to spread heat → more work must be done to better understand them thermally
- ITRS guidelines for power too high for shrinking device volumes
 - (either) Lower power reqt. (e.g. quadratically) for smallest SOI
 - (or) Use sparingly, operate at very low duty factor

Summary

- ❖ **Self-heating in bulk and strained silicon**
- ❖ **Monte Carlo code (MONET):**
 - Implementation → electron and phonon model
 - Validation → vs. data and commercial codes
 - Results → heat generation spectrum
 - location and make-up of drain hotspot
- ❖ **Thermal scaling limits of nano-transistors**
 - Compact model for thin body devices
 - Electro-thermal geometry optimization
 - FinFET, GOI advantage over SOI



Contributions

- ▣ **E. Pop**, K. E. Goodson, R. W. Dutton, "Analytic Band Monte Carlo Model for Electron Transport in Si Including Acoustic and Optical Phonon Dispersion," (to appear) *J. Appl. Phys.*, vol. 96, no. 7, Oct. 1st 2004
- ▣ **E. Pop**, C. O. Chui, S. Sinha, R. W. Dutton, K. E. Goodson, "Electro-Termal Comparison and Performance Optimization of Thin-Body SOI and GOI MOSFETs," (submitted to) *IEDM 2004*
- ▣ S. Sinha, **E. Pop**, K. E. Goodson, "A split-flux model for phonon transport near hotspots," *IMECE 2004*
- ▣ **E. Pop**, R. W. Dutton, K. E. Goodson, "Compact Thermal Model for Ultra-Thin Body SOI Devices," (submitted to) *Electron Device Letters*, 2004
- ▣ **E. Pop**, K. E. Goodson, R. W. Dutton, "Thermal Analysis of Ultra-Thin Body Device Scaling," *IEDM 2003*
- ▣ **E. Pop**, K. E. Goodson, R. W. Dutton, "Detailed Heat Generation Simulations via the Monte Carlo Method," *SISPAD 2003*
- ▣ **E. Pop**, K. E. Goodson, R. W. Dutton, "Monte Carlo Simulation of Heat Generation in Silicon Nano-Devices," *SRC TechCon 2003*, (**Best Paper in Session Award**)
- ▣ **E. Pop**, S. Sinha, K. E. Goodson, "Monte Carlo Modeling of Heat Generation in Electronic Nanostructures," *IMECE 2002*
- ▣ **E. Pop**, "Heat Generation in Three- and Two-Dimensional Nanostructures," *SRC GFP Conference 2002*, (**Outstanding Research Presentation Award**)
- ▣ **E. Pop**, K. Banerjee, P.G. Sverdrup, R. W. Dutton, K. E. Goodson, "Localized Heating Effects and Scaling of Sub-0.18 Micron CMOS Devices," *IEDM 2001*

Acknowledgements

- Profs. Ken Goodson, Bob Dutton
- Profs. Krishna Saraswat, K.J. Cho, Jim Harris
- Profs. Antoniadis, del Alamo, Senturia (MIT), Lundstrom (Purdue), Ravaioli (UIUC)
- Collaborators: Sanjiv Sinha, Chi On Chui, Reza Navid
- “CC” Gichane-Bell and Fely Barrera
- Dutton group, Goodson group
- Industry: P. Cottrell, M. Fischetti, S. Laux, R. Miller, P. Oldiges, Z. Ren (IBM), Z. Krivokapic, C. Riccobene (AMD), C. Duvvury (TI), J. Hutchby (SRC)
- *The Semiconductor Research Corporation (SRC)*
- Friends: Al, Alex², Andre³, Andrea, Audrey, Bon, Brian, Carl, Carol, Christina, Chuan-Mei, D-Dogg, Dave⁴, Diana, Eilene, Elio, Eric², Eunice, Fred, Gaurav, George, Heather, Hetal, Jack, Jacob, Jake, Jakov, James, Jane, Jason, Jean, Johan, John², Kevin², Kirsty, Lauren, Lucian, Magnus, Mark², Maya, Megan, Mehrshad, Mike², Orges, Pedro, Pete, Quincy, Rachel², Ramy, Randy, Rob, Ryan, Sam, Sarah², Scott, Sumita, Svava, Tako, Vijay, Vincent², Will, Whitney, Yvonne
- KZSU 90.1 FM
- Family: mom, dad, Lia

Thank You!