Digital Electronics: Fundamental Limits and Future Prospects

Konstantin K. Likharev Stony Brook University

Unpublished Results:

W. Chen, E. Cimpoiasu, J. Lee, X. Liu, J. Lukens X. Ma, A. Mayr, Ö. Türel


Discussions:

P. Adams, D. Antoniadis, J. Barhen, D. Frank, R. Landauer, M. Lundstrom, V. Protopopescu, T. Sejnowski, P. Solomon, S. Tiwari

Support: DOE, NSF, SRC

General Reference: KKL, "Electronics below 10 nm", in: J. Greer *et al.*, eds. *Nano and Giga Challenges in Microelectronics* (Elsevier, 2003), pp. 27-68 (available at http://rsfq1.physics.sunysb.edu/~likharev/nano/NanoGiga.pdf)





130-nm Pentium 4 ("Northwood") processor:

- 42 million transistors
- > 3 GHz clock frequency

DRAM memories:

4 Gb chips demonstrated (~ 10⁹ transistors/cm²)



MOORE'S LAW





CONCERN #1: POWER




Figure 1.3.3: Lead microprocessor power increases dramatically beyond expected trend.

ITRS'2001 limit

90-nm Pentium 4
"Prescott"
(desktop version)
goal: 90-100 W
(www.theregister.co
.uk/content/archive/
33436.html)


FUNDAMENTAL LIMITS ON POWER CONSUMPTION?



Thermodynamic (Maxwell-demon) "limit": $E > k_B T \ln 2$


- J. Maxwell, *Theory of Heat* (Green and Co., London, 1875)
- L. Boltzmann, Wiener Berichte 76, 373 (1877)
- L. Szillard, Z. f. Physik **53**, 840 (1929)
- L. Brillouin, Science and Information Theory (Acad. Press, New York, 1956)
- R. Landauer, IBM J. Rev. Devel. 5, 183 (1961)

Simple mechanical model:



$$mv^2/2 = (3/2)k_BT$$
, $mv_x^2/2 = (1/2)k_BT$
 $\Delta p = 2mv_x$, $f = v_x/2x$
 $\langle F \rangle = \Delta p \times f = mv_x^2/x = k_BT/x$

Reversible isothermal expansion:





Irreversible expansion:



$$W = 0$$

$$W = \int \langle F \rangle dx = k_B T \int_{x_0}^{2x_0} dx/x = k_B T \ln 2$$

REVERSIBLE COMPUTING




Basic Idea: C. Bennett, IBM J. Res. Devel. 17, 525 (1973)


Requirements:

- physically reversible devices
- informationally reversible architecture

Device Example: Parametric Quantron ("Flux Quantum Parametron")

KKL, IEEE Trans. Magn. 15, 240 (1977)






Picture courtesy: J. Lukens (SBU)


Purdue, January 2004

6

STONY BROWK

REVERSIBLE COMPUTING WITH PARAMETRIC QUANTRONS





C. Bennett and R. Landauer, private communication (1976) KKL, Int. J. Theor. Phys. **21**, 311 (1982)



PARAMETERIC QUANTRON: ANALYSIS RESULTS

$$E > \left\{ \frac{k_B T}{\omega_c \tau} \right\} \times \ln \frac{1}{p(\omega \tau)}, \quad \text{for } \omega_c \tau \oplus 1, p \oplus 1, \omega \Leftrightarrow \omega_c$$

Thus, E may be much less than both k_BT and $@/\tau$, i.e. not only the "thermodynamic limit", but also the "quantum-mechanical limit" may be also overcome


General note: $\Delta E \times \Delta t$ \circlearrowleft \circledcirc is much less general than $\Delta x \times \Delta p > \circledcirc/2$ (e.g., QND measurements)



IS REVERSIBLE COMPUTATION PRACTICABLE?

Answer: Yes and Not

e.g., KKL, S. V. Rylov, and V. K. Semenov, IEEE Trans. Magn. 21, 947 (1985)




Fast convolver

 $y(n) = \sum_{k} x(n) \times h(n-k)$

Bottom line for 8 bits, 1024 points:

- 30 nW @ 1 GHz & 4.2 K
- 9.2×10⁶ PQs

(too many, but may be dramatically reduced at partial Irreversibility)



Purdue, January 2004






Figure 6. Structure of the Fermat adder C+





SET PARAMETRON


KKL and A. N. Korotkov, Science 273, 763 (1996)



SET PARAMETRON: EXPERIMENTAL IMPLEMENTATION



A. O. Orlov *et al.*, Appl. Phys. Lett. **78**, 1625 (2001) E. G. Emiroglu *et al.*, J. Vac. Sci. Technol. B **20**, 2806 (2002).



"clocked QCA [Quantum-Dot Cellular Automata] half cell"


QCA species:

- (i) "Ground-state computing"
 - C. Lent et al., Nanotechnology 4, 49 (1993)


(cannot work, now abandoned)

- (ii) "Clocked" QCA
 - C. Lent and P. Tougaw, Proc. IEEE **85**, 541 (1997)

(a version of the SET parametron)




Stony Brook version
Purdue, January 2004



Notre Dame version




CONCERN #2: SIZE/FABRICATION



INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2001 EDITION



DOUBLE-GATE MOSFETs: A SIMPLE MODEL




Pseudo-Hartree approach: Schrödinger + Poisson equations

V. Sverdlov, T. Walls, and KKL, IEEE T-ED **50**, 1926 (2003)


SUB-10-NM MOSFETs: RESULTS








VOLTAGE GAIN



V. Sverdlov, T. Walls, and KKL, IEEE T-ED **50**, 1926 (2003) Purdue, January 2004



PROBLEM: FAB SENSITIVITY






ULTIMATE CMOS PROSPECTS RANGE


	<u>Pessimistic</u>	<u>Optimistic</u>
Minimum half-pitch F	45 nm (Yr. 2010)	20 nm (Yr. 2016)
Physical gate length L	18 nm	9 nm
Transistor density n:	5×10 ⁹ cm ⁻²	3×10 ¹⁰ cm ⁻²
$(k_BT \ln 2) \times f \times n$	0.1 W/cm ²	2 W/cm ²

(much below the real power consumption!)

CORTICAL CIRCUITRY







Areal density:

Cells: ~ 1.5×10⁷ cm⁻²

Synapses: $\sim 1.0 \times 10^{11} \text{ cm}^{-2}$


Brain:

~ 2×10¹⁰ neural cells

~ few×10¹⁴ synapses


Each synapse is an "active device" (5-10 transistors)

Purdue, January 2004



TRANSISTORS: SET vs FET






Choice:

 $G \stackrel{h}{\sim} e^2/0$


FET ↔ SET

STONY BROWN NEW YORK

SINGLE-ELECTRON TRANSISTOR




Averin and Likharev, 1985 (theory)
Fulton and Dolan, 1987 (experiment)





SET PROBLEM #1: FABRICATION



 $E_c \odot 10^2 k_B T$



MINIMUM FEATURE SIZE PHYSICS

Field-Effect Transistors:

- (i) $D_Q \sim 1$ at $L \sim @/(mE_g)^{1/2} \sim 2 \text{ nm}$ (for Si)
- (ii) $D_Q \sim D_T$ at $L \sim \otimes /(2mk_BT)^{1/2} \sim 8 \text{ nm}$ (T = 300 K)

Single-Electron Transistors and Other Devices:


©²/2ma² > ln(1/p) $k_B T$, i.e. a ③ ©/(2mE)^{1/2,} where $E \approx \ln(1/p) k_B T \sim 1 \text{ eV}$; as a result, a ④ 1 nm

Quantum Interference Transistors:

A (quasi-) universal crossover length - hard to reach! Possible remedy: use natural standards of 1-nm lengths



SINGLE-ELECTRON SINGLE-MOLECULE TRANSISTORS




see also:


- E. S. Soldatov *et al.* JETP Lett. **64**, 556 (1996)
- H. Park *et al*. Nature **407**, 57 (2000)
- N. Zhitenev, H. Meng, and Z. Bao PRB **88**, 226801 (2002)

SINGLE-ELECTRON LATCHING SWITCH



single-electron transistor





"quasi-fuzzy"dynamics:

$$dp/dt = \Gamma_{\uparrow}(1-p) - \Gamma_{\downarrow}p,$$


$$\Gamma_{\uparrow\downarrow} = \Gamma_0 \exp\{\pm e(V-S)/k_B T_{ef}\},$$


S. Fölling, Ö. Türel, and K.L., 2001



SINGLE-ELECTRON LATCHING SWITCH:

low-T prototype





P. Dresselhaus et al., 1994

- Al/AlO_x/Al structure
- stored an electron for > 12 hrs (at T < 1 K)



SINGLE-ELECTRON LATCHING SWITCH:

possible molecular implementation

perylenediimide group as a trap

$$R = \text{hexyl} \quad (C_6 H_{13}^-)$$

$$C = N$$


$$R = \text{hexyl} \quad (C_6 H_{13}^-)$$

naphthalenediimide group as a transistor


Courtesy A. Mayr (SBU/Chemistry)




CMOL CONCEPT



TOWARD CMOL-TYPE MEMORIES



J. Heath and M. Ratner, Phys. Today, May 2003 (picture F. Krausz, HPL)



Purdue, January 2004

LAST NEWS



Intel enlists Nanosys to probe nano-memory research

Silicon Strategies

January 15, 2004 (9:42 a.m. ET)


PALO ALTO, Calif. — Nanosys Inc. said Wednesday (Jan. 14) it will work with Intel Corp. to investigate using nanometer technology for future memory systems.

Intel will support nano-related technology efforts at Nanosys for possible use in memory products. According to the agreement, Nanosys and Intel will work together exclusively on certain areas of memory-related technologies for a specified period of time.






(feedforward option)




 $w_{jk} = \{-1, 0, +1\}$

"GRAY CELL" (SOMA)








 $g = GR_L/R$





RECURRENT CROSSNET






CROSSNET SPECIES







FlossBar

RandBar

InBar

Maximum Connectivity: 4*M* (for RandBar, on the average)



HOPFIELD MODE

(Recurrent InBar)



- model images in:

$$V_{j} = V_{0} \operatorname{sgn} \oplus_{p} X_{j}^{(p)} X_{k}^{(p)}$$


$$V_{k} = V_{0}$$

$$(V_{0} \oplus S, T)$$

$$p = 1, 2, \dots P$$

- synapses adapt:

$$\langle w_{jk} \rangle \to \operatorname{sgn} \, \odot_p x_j^{(p)} \, x_k^{(p)}$$




2. Operation

- scrambled inputs in (as initial conditions):

$$x_j(0) = x_j^{(p)} + n_j$$

- recognized images out (after a short transient):

$$x_j(t) \rightarrow x_j^{(p)}$$




HOPFIELD-MODE IMAGE RECOGNITION: DYNAMICS



Cross-Correlation Used To Locate A Known Target in an Image

> Text Running In Another Direction

original
B/W image
(1 of 3
taught)



random 40% bits flipped (t = 0)



Cross-Correlation Used
To Locate A Known
Target in an Image

Direction

Direction

Cross-Correlation Used To Locate A Known To Locate A Known Target in an Image Oirection Direction

Cross-Correlation Used To Locate A Known Target in an Image inection inection inection

Cross-Correlation Used
To Locate A Known
Target in an Image

Direction

Oirection

Oirection

$$t/\tau_0 = 1$$

2

3


4

5

where
$$\tau_0 \equiv MR_L C_0$$




HOPFIELD-MODE OPERATION: DEFECT TOLERANCE








Multi-layer perceptrons
100 cells per layer
(results averaged over 100 random weight vectors)






MULTI-VALUED SYNAPSES



Training mode:

Working mode:



Number of levels: $L = 2n^2 + 1$

$$I_{\text{out}} = (V_j / R) \Sigma_i n_i$$

MLAYER PERCEPTRON


(feedforward FlossBar with multi-valued synapses)



1. Training:

- train a precursor network with continuous weights W_{jk} (e.g., with backprop)
- write W_{jk} into proper somas
- somas enforce discrete weights:

$$W_{jk} \rightarrow \text{floor } (LW_{jk})/L$$




2. Operation (e.g., classification):

- as usual


MALAYER PERCEPTRON TRAINING







RECURRENT CROSSNETS: CHAOTIC DYNAMICS









Effective gain g

O. Turel, I. Muckra & K.L., 2003



GLOBAL REINFORCEMENT TRAINING (PLANS ONLY)

INPUT

- Self-evolution:

$$x_j = x_j(t)$$

- Inputs:


$$x_j(t) = x_j^i(t) + x_j^e(t)$$

- Outputs:

$$x_k(t)$$

- Training:

change (quasi-) global shift S



OUTPUT

CROSSNETS: ULTIMATE PERFORMANCE ESTIMATE

Synaptic plaquette footprint: $A_s = 256F^2$

for F = 2 nm: $A_s \sim 32 \times 32 \text{ nm}^2$

Synapse density (for L = 5): $\sim 3 \times 10^{12}$ cm⁻²

Cell density: for $4M = 10^4$: ~1×10⁷ cm⁻² (close to bio)

Speed (intercell latency): ~ 20 ns @ 100 W/cm² ($R \sim 10^{10} \Omega$)

or: ~ 2,000 ns @ 1 W/cm² $(R \sim 10^{12} \Omega)$

 $(cf. \sim 10 \text{ ms} = 10,000,000 \text{ ns in bio})$

Performance (for 100 W/cm²):


 $\sim 3 \times 10^{12} \text{ cm}^{-2} / 20 \text{ ns} \sim 10^{20} \text{ ops/cm}^2 \text{-s}$

(cf. ~10¹⁶ bits/cm²-s for Prescott)

(Note: even here, $E \sim 10^{-18}$ J/op >> $k_B T \ln 2$)



CROSSNET SYSTEM HIERARCHY



CONCLUSIONS



Fundamental power limitations:

- none
- even the perceived "limits" are irrelevant

Much more important: (quasi-) fundamental size scale:

 $-F \sim |\lambda_{\rm B}| \approx \odot /(mE)^{1/2} \sim 1 \text{ nm}$

- hardly feasible without molecular devices

CMOL: - the future of microelectronics (?)

CrossNets: - natural for CMOL

- ultimately high density @ high speed

may reproduce any neural networks
 (at much higher speed and input vector size)

- (promise of) self-development:

THE final frontier



THANK YOU!

Suggestions/comments to:

klikharev@notes.cc.sunysb.edu